共 50 条
- [21] Lagrangian Relaxation Based Pin Assignment and Through-Silicon Via Planning for 3-D SoCs 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [22] Wideband Modeling and Characterization of Coaxial-annular through-silicon via for 3-D ICs 2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
- [23] Pre-bond Qualification of Through-Silicon Via for the Application of 3-D Chip Stacking IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 285 - 291
- [26] Through-Silicon Via Capacitance-Voltage Hysteresis Modeling for 2.5-D and 3-D IC IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (06): : 925 - 935
- [28] Development of a novel deep silicon tapered via etch process for through-silicon interconnection in 3-D integrated systems 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 383 - +