3-D through-silicon via technology

被引:0
|
作者
Vardaman, E. Jan [1 ]
机构
[1] TechSearch International, Inc.
来源
Electronic Device Failure Analysis | 2008年 / 10卷 / 04期
关键词
Field programmable gate arrays (FPGA) - Wafer bonding - Integrated circuit interconnects - Electronics packaging - Integrated circuit manufacture - Integration - Power amplifiers - Reactive ion etching - Silicon wafers;
D O I
暂无
中图分类号
学科分类号
摘要
A 3-D Through-silicon via (TSV) integration is a system-level architecture or technology in which multiple layers of planar devices are stacked and interconnected through the silicon or other semiconductor material in the Z-direction. Applications for 3-D TSV include image sensors, flash, DRAM, processors, field-programmable gate arrays, and power amplifiers. The TSV can be inserted just before device fabrication, before the front end of line, or just after the devices have been fabricated. Processes in a 3-D integration sequence include through-wafer via formation, deep reactive ion etching (DRIE) or laser drilling, via filling by deposition of diffusion barrier and adhesion layers, metallization, etc. Thinning is one of the key operations in the 3-D integration process and one of the most potentially damaging process steps. Temporary bonding of 3-D wafers to temporary substrates is the accepted method for thinning wafers.
引用
收藏
页码:30 / 32
相关论文
共 50 条
  • [21] Lagrangian Relaxation Based Pin Assignment and Through-Silicon Via Planning for 3-D SoCs
    Zhong, Wei
    Chen, Song
    Geng, Yang
    Yoshimura, Takeshi
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [22] Wideband Modeling and Characterization of Coaxial-annular through-silicon via for 3-D ICs
    Mei, Zheng
    Dong, Gang
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [23] Pre-bond Qualification of Through-Silicon Via for the Application of 3-D Chip Stacking
    Hu, Luke
    Chen, Chun-Hung
    Lin, M. J.
    Lin, C. F.
    Yeh, C. T.
    Kuo, C. H.
    Lin, Tony
    Hsu, Steven
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 285 - 291
  • [24] A 3-D Rotation-Based Through-Silicon via Redundancy Architecture for Clustering Faults
    Cheong, Minho
    Lee, Ingeol
    Kang, Sungho
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (09) : 1925 - 1934
  • [25] Resistive Programmable Through-Silicon Vias for Reconfigurable 3-D Fabrics
    Sacchetto, Davide
    Zervas, Michael
    Temiz, Yuksel
    De Micheli, Giovanni
    Leblebici, Yusuf
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (01) : 8 - 11
  • [26] Through-Silicon Via Capacitance-Voltage Hysteresis Modeling for 2.5-D and 3-D IC
    Kim, Dong-Hyun
    Kim, Youngwoo
    Cho, Jonghyun
    Bae, Bumhee
    Park, Junyong
    Lee, Hyunsuk
    Lim, Jaemin
    Kim, Jonghoon J.
    Piersanti, Stefano
    de Paulis, Francesco
    Orlandi, Antonio
    Kim, Joungho
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (06): : 925 - 935
  • [27] Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies
    Khan, Nauman H.
    Alam, Syed M.
    Hassoun, Soha
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (04) : 647 - 658
  • [28] Development of a novel deep silicon tapered via etch process for through-silicon interconnection in 3-D integrated systems
    Nagarajan, Ranganathan
    Ebin, Liao
    Dayong, Lee
    Seng, Soh Chee
    Prasad, Krishnamachar
    Balasubramanian, N.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 383 - +
  • [29] Photoresist coating and patterning for through-silicon via technology
    Pham, N. P.
    Tezcan, D. S.
    Ruythooren, W.
    De Moor, P.
    Majeed, B.
    Baert, K.
    Swinnen, B.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2008, 18 (12)
  • [30] Solder Pump Technology for Through-Silicon via Fabrication
    Gu, Jiebin
    Pike, W. T.
    Karl, W. J.
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2011, 20 (03) : 561 - 563