3-D through-silicon via technology

被引:0
|
作者
Vardaman, E. Jan [1 ]
机构
[1] TechSearch International, Inc.
来源
Electronic Device Failure Analysis | 2008年 / 10卷 / 04期
关键词
Field programmable gate arrays (FPGA) - Wafer bonding - Integrated circuit interconnects - Electronics packaging - Integrated circuit manufacture - Integration - Power amplifiers - Reactive ion etching - Silicon wafers;
D O I
暂无
中图分类号
学科分类号
摘要
A 3-D Through-silicon via (TSV) integration is a system-level architecture or technology in which multiple layers of planar devices are stacked and interconnected through the silicon or other semiconductor material in the Z-direction. Applications for 3-D TSV include image sensors, flash, DRAM, processors, field-programmable gate arrays, and power amplifiers. The TSV can be inserted just before device fabrication, before the front end of line, or just after the devices have been fabricated. Processes in a 3-D integration sequence include through-wafer via formation, deep reactive ion etching (DRIE) or laser drilling, via filling by deposition of diffusion barrier and adhesion layers, metallization, etc. Thinning is one of the key operations in the 3-D integration process and one of the most potentially damaging process steps. Temporary bonding of 3-D wafers to temporary substrates is the accepted method for thinning wafers.
引用
收藏
页码:30 / 32
相关论文
共 50 条
  • [31] 3D THROUGH-SILICON VIA FILLING WITH ELECTROCHEMICAL NANOMATERIALS
    Dubin, V. M.
    PHYSICS, CHEMISTRY AND APPLICATIONS OF NANOSTRUCTURES: REVIEWS AND SHORT NOTES, 2013, : 331 - 339
  • [32] Through-Silicon Capacitor Interconnection for High-Frequency 3-D Microsystem
    Shan, Guangbao
    Lu, Qijun
    Liu, Song
    Yang, Yintang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (07): : 1310 - 1318
  • [33] Wideband Modeling and Characterization of Differential Through-Silicon Vias for 3-D ICs
    Zhao, Wen-Sheng
    Zheng, Jie
    Liang, Feng
    Xu, Kuiwen
    Chen, Xi
    Wang, Gaofeng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) : 1168 - 1175
  • [34] Wideband Impedance Model for Coaxial Through-Silicon Vias in 3-D Integration
    Liang, Feng
    Wang, Gaofeng
    Zhao, Deshuang
    Wang, Bing-Zhong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (08) : 2498 - 2504
  • [35] Efficient Thermal Simulation for 3-D IC With Thermal Through-Silicon Vias
    Oh, Dongkeun
    Chen, Charlie Chung Ping
    Hu, Yu Hen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (11) : 1767 - 1771
  • [36] Through-Silicon Via Design for a 3-D Solid-State Drive System with Boost Converter in a Package
    Johguchi, Koh
    Hatanaka, Teruyoshi
    Ishida, Koichi
    Yasufuku, Tadashi
    Takamiya, Makoto
    Sakurai, Takayasu
    Takeuchi, Ken
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (02): : 268 - 276
  • [37] 3-D Compact 3-dB Branch-Line Directional Couplers Based on Through-Silicon Via Technology for Millimeter-Wave Applications
    Lu, Qijun
    Zhu, Zhangming
    Shan, Guangbao
    Liu, Yang
    Liu, Xiaoxian
    Yin, Xiangkun
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (09): : 1855 - 1862
  • [38] Novel Through-Silicon Via Technologies for 3D System Integration
    Thadesar, Paragkumar A.
    Dembla, Ashish
    Brown, Devin
    Bakir, Muhannad S.
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
  • [39] A Passive Equalizer Design for Shielded Differential Through-Silicon Vias in 3-D IC
    Fu, Kai
    Zhao, Wen-Sheng
    Wang, Gaofeng
    Swaminathan, Madhavan
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2018, 28 (09) : 768 - 770
  • [40] Pre-Bond Probing of Through-Silicon Vias in 3-D Stacked ICs
    Noia, Brandon
    Chakrabarty, Krishnendu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (04) : 547 - 558