SHA-256 Hardware Proposal for IoT Devices in the Blockchain Context

被引:2
|
作者
Santos Jr, Carlos E. B. [1 ,2 ]
da Silva, Lucileide M. D. [1 ,2 ,3 ]
Torquato, Matheus F. [1 ]
Silva, Sergio N. [1 ,2 ]
Fernandes, Marcelo A. C. [1 ,2 ,4 ]
机构
[1] Fed Univ Rio Grande Norte UFRN, InovAI Lab, nPITI IMD, BR-59078970 Natal, Brazil
[2] Univ Fed Rio Grande do Norte, nPITI IMD, Leading Adv Technol Ctr Excellence LANCE, BR-59078970 Natal, Brazil
[3] Fed Inst Educ Sci & Technol Rio Grande Norte, BR-59200000 Santa Cruz, Brazil
[4] Univ Fed Rio Grande do Norte, Dept Comp Engn & Automat, BR-59078970 Natal, Brazil
关键词
FPGA; IoT; blockchain; SHA-256; hardware; PARALLEL IMPLEMENTATION; ALGORITHM; FPGA; ARCHITECTURE; SECURE; PROCESSOR;
D O I
10.3390/s24123908
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
This work proposes an implementation of the SHA-256, the most common blockchain hash algorithm, on a field-programmable gate array (FPGA) to improve processing capacity and power saving in Internet of Things (IoT) devices to solve security and privacy issues. This implementation presents a different approach than other papers in the literature, using clustered cores executing the SHA-256 algorithm in parallel. Details about the proposed architecture and an analysis of the resources used by the FPGA are presented. The implementation achieved a throughput of approximately 1.4 Gbps for 16 cores on a single FPGA. Furthermore, it saved dynamic power, using almost 1000 times less compared to previous works in the literature, making this proposal suitable for practical problems for IoT devices in blockchain environments. The target FPGA used was the Xilinx Virtex 6 xc6vlx240t-1ff1156.
引用
收藏
页数:25
相关论文
共 50 条
  • [21] Multi-core and SIMD Architecture Based Implementation on SHA-256 of Blockchain
    Fan, Xing
    Niu, Baoning
    BLOCKCHAIN TECHNOLOGY AND APPLICATION, CBCC 2020, 2021, 1305 : 50 - 65
  • [22] A High-Performance Parallel Computation Hardware Architecture in ASIC of SHA-256 Hash
    Zhang, Xiaoyong
    Wu, Ruizhen
    Wang, Mingming
    Wang, Lin
    2019 21ST INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT): ICT FOR 4TH INDUSTRIAL REVOLUTION, 2019, : 52 - 55
  • [23] Algorithm for simplifying the SHA-256 operations tree
    Plotnikov, Andrey
    Levina, Alla
    2023 IEEE INTERNATIONAL CONFERENCE ON CYBER SECURITY AND RESILIENCE, CSR, 2023, : 592 - 597
  • [24] 高速SHA-256算法硬件实现
    陈华锋
    浙江大学学报(理学版), 2009, 36 (06) : 675 - 678
  • [25] Analysis of step-reduced SHA-256
    Mendel, Florian
    Pramstaller, Norbert
    Rechberger, Christian
    Rijmen, Vincent
    FAST SOFTWARE ENCRYPTION, 2006, 4047 : 126 - 143
  • [26] Collisions for Step-Reduced SHA-256
    Nikolic, Ivica
    Biryukov, Alex
    FAST SOFTWARE ENCRYPTION, 2008, 5086 : 1 - 15
  • [27] Application-Oriented SHA-256 Hardware Design for Low-Cost RFID
    Cao, Xiaolin
    O'Neill, Maire
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1412 - 1415
  • [28] Securing communication between things using blockchain technology based on authentication and SHA-256 to improving scalability in large-scale IoT
    Fotohi, Reza
    Aliee, Fereidoon Shams
    COMPUTER NETWORKS, 2021, 197
  • [29] Quantum Collision Attacks on Reduced SHA-256 and SHA-512
    Hosoyamada, Akinori
    Sasaki, Yu
    ADVANCES IN CRYPTOLOGY (CRYPTO 2021), PT I, 2021, 12825 : 616 - 646
  • [30] An FPGA Implementation and Comparison of the SHA-256 and Blake-256
    Kahri, Fatma
    Bouallegue, Belgacem
    Machhout, Mohsen
    Tourki, Rached
    14TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL & COMPUTER ENGINEERING STA 2013, 2013, : 152 - 157