共 50 条
- [11] Efficient FPGA Hardware Implementation of Secure Hash Function SHA-256/Blake-256 2015 IEEE 12TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2015,
- [13] A High-Performance Parallel Hardware Architecture of SHA-256 Hash in ASIC 2020 22ND INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT): DIGITAL SECURITY GLOBAL AGENDA FOR SAFE SOCIETY!, 2020, : 1242 - 1247
- [14] Hardware Acceleration of SHA-256 Algorithm using NIOS-II Processor 2019 8TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2019,
- [16] Security analysis of SHA-256 and sisters SELECTED AREAS IN CRYPTOGRAPHY, 2004, 3006 : 175 - 193
- [17] Hardware Implementation of the Totally Self-Checking SHA-256 Hash Core IEEE EUROCON 2015 - INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL (EUROCON), 2015, : 346 - 349
- [18] Verification of a Cryptographic Primitive: SHA-256 ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 2015, 37 (02):
- [19] Attacking reduced round SHA-256 APPLIED CRYPTOGRAPHY AND NETWORK SECURITY, PROCEEDINGS, 2008, 5037 : 130 - 143
- [20] An FPGA based SHA-256 processor FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 577 - 585