SHA-256 Hardware Proposal for IoT Devices in the Blockchain Context

被引:2
|
作者
Santos Jr, Carlos E. B. [1 ,2 ]
da Silva, Lucileide M. D. [1 ,2 ,3 ]
Torquato, Matheus F. [1 ]
Silva, Sergio N. [1 ,2 ]
Fernandes, Marcelo A. C. [1 ,2 ,4 ]
机构
[1] Fed Univ Rio Grande Norte UFRN, InovAI Lab, nPITI IMD, BR-59078970 Natal, Brazil
[2] Univ Fed Rio Grande do Norte, nPITI IMD, Leading Adv Technol Ctr Excellence LANCE, BR-59078970 Natal, Brazil
[3] Fed Inst Educ Sci & Technol Rio Grande Norte, BR-59200000 Santa Cruz, Brazil
[4] Univ Fed Rio Grande do Norte, Dept Comp Engn & Automat, BR-59078970 Natal, Brazil
关键词
FPGA; IoT; blockchain; SHA-256; hardware; PARALLEL IMPLEMENTATION; ALGORITHM; FPGA; ARCHITECTURE; SECURE; PROCESSOR;
D O I
10.3390/s24123908
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
This work proposes an implementation of the SHA-256, the most common blockchain hash algorithm, on a field-programmable gate array (FPGA) to improve processing capacity and power saving in Internet of Things (IoT) devices to solve security and privacy issues. This implementation presents a different approach than other papers in the literature, using clustered cores executing the SHA-256 algorithm in parallel. Details about the proposed architecture and an analysis of the resources used by the FPGA are presented. The implementation achieved a throughput of approximately 1.4 Gbps for 16 cores on a single FPGA. Furthermore, it saved dynamic power, using almost 1000 times less compared to previous works in the literature, making this proposal suitable for practical problems for IoT devices in blockchain environments. The target FPGA used was the Xilinx Virtex 6 xc6vlx240t-1ff1156.
引用
收藏
页数:25
相关论文
共 50 条
  • [11] Efficient FPGA Hardware Implementation of Secure Hash Function SHA-256/Blake-256
    Kahri, Fatma
    Mestiri, Hassen
    Bouallegue, Belgacem
    Machhout, Mohsen
    2015 IEEE 12TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2015,
  • [12] A SHA-256 Hybrid-Redundancy Hardware Architecture for Detecting and Correcting Errors
    Algredo-Badillo, Ignacio
    Morales-Sandoval, Miguel
    Medina-Santiago, Alejandro
    Hernandez-Gracidas, Carlos Arturo
    Lobato-Baez, Mariana
    Morales-Rosales, Luis Alberto
    SENSORS, 2022, 22 (13)
  • [13] A High-Performance Parallel Hardware Architecture of SHA-256 Hash in ASIC
    Wu, Ruizhen
    Zhang, Xiaoyong
    Wang, Mingming
    Wang, Lin
    2020 22ND INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT): DIGITAL SECURITY GLOBAL AGENDA FOR SAFE SOCIETY!, 2020, : 1242 - 1247
  • [14] Hardware Acceleration of SHA-256 Algorithm using NIOS-II Processor
    Sideris, Argirios
    Sanida, Theodora
    Dasygenis, Minas
    2019 8TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2019,
  • [15] Double SHA-256 Hardware Architecture With Compact Message Expander for Bitcoin Mining
    Pham, Hoai Luan
    Tran, Thi Hong
    Phan, Tri Dung
    Duong Le, Vu Trung
    Lam, Duc Khai
    Nakashima, Yasuhiko
    IEEE ACCESS, 2020, 8 : 139634 - 139646
  • [16] Security analysis of SHA-256 and sisters
    Gilbert, H
    Handschuh, H
    SELECTED AREAS IN CRYPTOGRAPHY, 2004, 3006 : 175 - 193
  • [17] Hardware Implementation of the Totally Self-Checking SHA-256 Hash Core
    Michail, Harris E.
    Kakarountas, Athanasios
    Kotsiolis, Apostolis
    Athanasiou, George
    Goutis, Costas
    IEEE EUROCON 2015 - INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL (EUROCON), 2015, : 346 - 349
  • [18] Verification of a Cryptographic Primitive: SHA-256
    Appel, Andrew W.
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 2015, 37 (02):
  • [19] Attacking reduced round SHA-256
    Sanadhya, Somitra Kumar
    Sarkar, Palash
    APPLIED CRYPTOGRAPHY AND NETWORK SECURITY, PROCEEDINGS, 2008, 5037 : 130 - 143
  • [20] An FPGA based SHA-256 processor
    Ting, KK
    Yuen, SCL
    Lee, KH
    Leong, PHW
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 577 - 585