共 50 条
- [31] ULTRA HIGH SPEED SHA-256 HASHING CRYPTOGRAPHIC MODULE FOR IPSEC HARDWARE/SOFTWARE CODESIGN SECRYPT 2010: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY, 2010, : 309 - 313
- [32] Comparative Study of Sha-256 Optimization Techniques 2022 IEEE WORLD AI IOT CONGRESS (AIIOT), 2022, : 387 - 392
- [34] Design of Asynchronous High Throughput SHA-256 Hardware Accelerator in 40nm CMOS 2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
- [35] Breaking Category Five SPHINCS+ with SHA-256 POST-QUANTUM CRYPTOGRAPHY (PQCRYPTO 2022), 2022, 13512 : 501 - 522
- [37] Threshold Implementations in Industry: A Case Study on SHA-256 PROCEEDINGS OF THE 2016 ACM WORKSHOP ON THE THEORY OF IMPLEMENTATION SECURITY (TIS'16), 2016, : 37 - 37
- [38] Iteration bound analysis and throughput optimum architecture of SHA-256 (384,512) for hardware implementations INFORMATION SECURITY APPLICATIONS, 2007, 4867 : 102 - 114
- [39] An Optimized Pipelined Architecture of SHA-256 Hash Function 2017 7TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED), 2017,
- [40] VLSI Implementation of High-speed SHA-256 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 131 - +