SHA-256 Hardware Proposal for IoT Devices in the Blockchain Context

被引:2
|
作者
Santos Jr, Carlos E. B. [1 ,2 ]
da Silva, Lucileide M. D. [1 ,2 ,3 ]
Torquato, Matheus F. [1 ]
Silva, Sergio N. [1 ,2 ]
Fernandes, Marcelo A. C. [1 ,2 ,4 ]
机构
[1] Fed Univ Rio Grande Norte UFRN, InovAI Lab, nPITI IMD, BR-59078970 Natal, Brazil
[2] Univ Fed Rio Grande do Norte, nPITI IMD, Leading Adv Technol Ctr Excellence LANCE, BR-59078970 Natal, Brazil
[3] Fed Inst Educ Sci & Technol Rio Grande Norte, BR-59200000 Santa Cruz, Brazil
[4] Univ Fed Rio Grande do Norte, Dept Comp Engn & Automat, BR-59078970 Natal, Brazil
关键词
FPGA; IoT; blockchain; SHA-256; hardware; PARALLEL IMPLEMENTATION; ALGORITHM; FPGA; ARCHITECTURE; SECURE; PROCESSOR;
D O I
10.3390/s24123908
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
This work proposes an implementation of the SHA-256, the most common blockchain hash algorithm, on a field-programmable gate array (FPGA) to improve processing capacity and power saving in Internet of Things (IoT) devices to solve security and privacy issues. This implementation presents a different approach than other papers in the literature, using clustered cores executing the SHA-256 algorithm in parallel. Details about the proposed architecture and an analysis of the resources used by the FPGA are presented. The implementation achieved a throughput of approximately 1.4 Gbps for 16 cores on a single FPGA. Furthermore, it saved dynamic power, using almost 1000 times less compared to previous works in the literature, making this proposal suitable for practical problems for IoT devices in blockchain environments. The target FPGA used was the Xilinx Virtex 6 xc6vlx240t-1ff1156.
引用
收藏
页数:25
相关论文
共 50 条
  • [31] ULTRA HIGH SPEED SHA-256 HASHING CRYPTOGRAPHIC MODULE FOR IPSEC HARDWARE/SOFTWARE CODESIGN
    Michail, Harris
    Athanasiou, George
    Kritikakou, Angeliki
    Goutis, Costas
    Gregoriades, Andreas
    Papadopoulou, Vicky
    SECRYPT 2010: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY, 2010, : 309 - 313
  • [32] Comparative Study of Sha-256 Optimization Techniques
    Rawal, Bharat S.
    Kumar, Lingampally Shiva
    Maganti, Sriram
    Godha, Varun
    2022 IEEE WORLD AI IOT CONGRESS (AIIOT), 2022, : 387 - 392
  • [33] Verification of a Cryptographic Primitive: SHA-256 (Abstract)
    Appel, Andrew W.
    ACM SIGPLAN NOTICES, 2015, 50 (06) : 153 - 164
  • [34] Design of Asynchronous High Throughput SHA-256 Hardware Accelerator in 40nm CMOS
    Li, Junshang
    He, Zishang
    Qin, Yajie
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [35] Breaking Category Five SPHINCS+ with SHA-256
    Perlner, Ray
    Kelsey, John
    Cooper, David
    POST-QUANTUM CRYPTOGRAPHY (PQCRYPTO 2022), 2022, 13512 : 501 - 522
  • [36] 基于FPGA的SHA-256算法实现
    杨晓辉
    戴紫彬
    微计算机信息, 2006, (11) : 146 - 148
  • [37] Threshold Implementations in Industry: A Case Study on SHA-256
    Hutter, Michael
    PROCEEDINGS OF THE 2016 ACM WORKSHOP ON THE THEORY OF IMPLEMENTATION SECURITY (TIS'16), 2016, : 37 - 37
  • [38] Iteration bound analysis and throughput optimum architecture of SHA-256 (384,512) for hardware implementations
    Lee, Yong Ki
    Chan, Herwin
    Verbauwhede, Ingrid
    INFORMATION SECURITY APPLICATIONS, 2007, 4867 : 102 - 114
  • [39] An Optimized Pipelined Architecture of SHA-256 Hash Function
    Padhi, Meelu
    Chaudhari, Ravindra
    2017 7TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED), 2017,
  • [40] VLSI Implementation of High-speed SHA-256
    Bai, Ling
    Li, Shuguo
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 131 - +