An FPGA Implementation and Comparison of the SHA-256 and Blake-256

被引:0
|
作者
Kahri, Fatma [1 ]
Bouallegue, Belgacem [1 ]
Machhout, Mohsen [1 ]
Tourki, Rached [1 ]
机构
[1] Fac Sci Monastir, Elect & Micro Elect Lab E EL, Monastir, Tunisia
关键词
Cryptography; Hash functions; SHA-2 (256); FPGA; SHA-3; BLAKE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Since the beginning of study of the Secure Hash function (SHA), it has been thoroughly studied by designers with the goal of reducing the area, frequency, throughput and power consumption of the hardware implementation of this cryptosystem. The Secure Hash function algorithm has become the default choice for security services in numerous applications. Following the attacks considerable standard SHA-2, a new version of hash was developed known as SHA3. In this paper, we discussed the study of the SHA-3 hash exposing the protocol chosen for our Blake-256 application. We study the hash function family SHA-256 and Blake-256. Moreover, we conduct a comparative study between the two hash family. The SHA-256 and Blake-256 have been implemented on Xilinx Virtex-5 Virtex-6 Virtex-7 FPGA. Their area, frequency, throughput, efficiency have been compared and it is shown that the blake-256 achieves good performance in terms of area, throughput and efficiency.
引用
收藏
页码:152 / 157
页数:6
相关论文
共 50 条
  • [1] Efficient FPGA Hardware Implementation of Secure Hash Function SHA-256/Blake-256
    Kahri, Fatma
    Mestiri, Hassen
    Bouallegue, Belgacem
    Machhout, Mohsen
    2015 IEEE 12TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2015,
  • [2] An FPGA based SHA-256 processor
    Ting, KK
    Yuen, SCL
    Lee, KH
    Leong, PHW
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 577 - 585
  • [3] 基于FPGA的SHA-256算法实现
    杨晓辉
    戴紫彬
    微计算机信息, 2006, (11) : 146 - 148
  • [4] An optimized hardware implementation of SHA-256 round computation
    Yao, Maoqun
    Xue, Ziwei
    Li, Haiwei
    Shen, Shanhu
    COMPUTER JOURNAL, 2024,
  • [5] Analysis of a SHA-256 variant
    Yoshida, H
    Biryukov, A
    SELECTED AREAS IN CRYPTOGRAPHY, 2006, 3897 : 245 - 260
  • [6] VLSI Implementation of High-speed SHA-256
    Bai, Ling
    Li, Shuguo
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 131 - +
  • [7] Implementation of Efficient SHA-256 Hash Algorithm for Secure Vehicle Communication using FPGA
    Jeong, Chanbok
    Kim, Youngmin
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 224 - 225
  • [8] Hardware implementation analysis of SHA-256 and SHA-512 algorithms on FPGAs
    Ahmad, I
    Das, AS
    COMPUTERS & ELECTRICAL ENGINEERING, 2005, 31 (06) : 345 - 360
  • [9] Security analysis of SHA-256 and sisters
    Gilbert, H
    Handschuh, H
    SELECTED AREAS IN CRYPTOGRAPHY, 2004, 3006 : 175 - 193
  • [10] FPGA-based implementation alternatives for the inner loop of the Secure Hash Algorithm SHA-256
    Algredo-Badillo, I.
    Feregrino-Uribe, C.
    Cumplido, R.
    Morales-Sandoval, M.
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (6-7) : 750 - 757