Highly Fault-Tolerant Systolic-Array-Based Matrix Multiplication

被引:1
|
作者
Lu, Hsin-Chen [1 ]
Su, Liang-Ying [1 ]
Huang, Shih-Hsu [1 ]
机构
[1] Chung Yuan Christian Univ, Dept Elect Engn, Taoyuan 320314, Taiwan
关键词
fault tolerance; integrated circuits; parallel processing; processing elements; reliability; IN REDUNDANCY ANALYSIS;
D O I
10.3390/electronics13091780
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Matrix multiplication plays a crucial role in various engineering and scientific applications. Cannon's algorithm, executed within two-dimensional systolic arrays, significantly enhances computational efficiency through parallel processing. However, as the matrix size increases, reliability issues become more prominent. Although the previous work has proposed a fault-tolerant mechanism, it is only suitable for scenarios with a limited number of faulty processing elements (PEs). This paper introduces a pair-matching mechanism, assigning a fault-free PE as a proxy for each faulty PE to execute its tasks. Our fault-tolerant mechanism comprises two stages: in the first stage, each fault-free PE completes its designated computations; in the second stage, computations intended for each faulty PE are executed by its assigned fault-free PE proxy. The experimental results demonstrate that compared to the previous work, our approach not only significantly improves the fault tolerance of systolic arrays (applicable to scenarios with a higher number of faulty PEs) but also reduces circuit areas. Therefore, the proposed approach proves effective in practical applications.
引用
收藏
页数:17
相关论文
共 50 条
  • [31] Highly fault-tolerant hypercube multicomputer
    Izadi, BA
    Özgüner, F
    Acan, A
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (02): : 77 - 82
  • [32] ON MAPPING ALGORITHMS TO LINEAR AND FAULT-TOLERANT SYSTOLIC ARRAYS
    KUMAR, VKP
    TSAI, YC
    IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (03) : 470 - 478
  • [33] FAULT-TOLERANT HEXAGONAL ARITHMETIC ARRAY PROCESSORS
    PIURI, V
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 629 - 636
  • [34] Fault-tolerant programmable logic array for nanoelectronics
    Flak, Jacek
    Laiho, Mika
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2012, 40 (12) : 1233 - 1247
  • [35] FAULT-TOLERANT VLSI PROCESSOR ARRAY FOR THE SVD
    CAVALLARO, JR
    NEAR, CD
    UYAR, MU
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 176 - 180
  • [36] A REUSABLE SYSTOLIC ARRAY FOR MATRIX-VECTOR MULTIPLICATION
    EVANS, DJ
    MARGARITIS, KG
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 1991, 41 (1-2) : 19 - 30
  • [37] Proposing a Fast and Scalable Systolic Array for Matrix Multiplication
    Asgari, Bahar
    Hadidi, Ramyad
    Kim, Hyesoon
    28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 204 - 204
  • [38] DESIGN OF ALGORITHM-BASED FAULT-TOLERANT VLSI ARRAY PROCESSOR
    LIU, CM
    JEN, CW
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1989, 136 (06): : 539 - 547
  • [39] SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
    Taheri, Mahdi
    Daneshtalab, Masoud
    Raik, Jaan
    Jenihhin, Maksim
    Pappalardo, Salvatore
    Jimenez, Paul
    Deveautour, Bastien
    Bosio, Alberto
    2024 27TH INTERNATIONAL SYMPOSIUM ON DESIGN & DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS, DDECS, 2024, : 19 - 24
  • [40] Highly fault-tolerant cycle embeddings of hypercubes
    Yang, Ming-Chien
    Tan, Jimmy J. M.
    Hsu, Lih-Hsing
    JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (04) : 227 - 232