Highly Fault-Tolerant Systolic-Array-Based Matrix Multiplication

被引:1
|
作者
Lu, Hsin-Chen [1 ]
Su, Liang-Ying [1 ]
Huang, Shih-Hsu [1 ]
机构
[1] Chung Yuan Christian Univ, Dept Elect Engn, Taoyuan 320314, Taiwan
关键词
fault tolerance; integrated circuits; parallel processing; processing elements; reliability; IN REDUNDANCY ANALYSIS;
D O I
10.3390/electronics13091780
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Matrix multiplication plays a crucial role in various engineering and scientific applications. Cannon's algorithm, executed within two-dimensional systolic arrays, significantly enhances computational efficiency through parallel processing. However, as the matrix size increases, reliability issues become more prominent. Although the previous work has proposed a fault-tolerant mechanism, it is only suitable for scenarios with a limited number of faulty processing elements (PEs). This paper introduces a pair-matching mechanism, assigning a fault-free PE as a proxy for each faulty PE to execute its tasks. Our fault-tolerant mechanism comprises two stages: in the first stage, each fault-free PE completes its designated computations; in the second stage, computations intended for each faulty PE are executed by its assigned fault-free PE proxy. The experimental results demonstrate that compared to the previous work, our approach not only significantly improves the fault tolerance of systolic arrays (applicable to scenarios with a higher number of faulty PEs) but also reduces circuit areas. Therefore, the proposed approach proves effective in practical applications.
引用
收藏
页数:17
相关论文
共 50 条
  • [21] A FAULT-TOLERANT GEQRNS PROCESSING ELEMENT FOR LINEAR SYSTOLIC ARRAY DSP APPLICATIONS
    SMITH, JC
    TAYLOR, FJ
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (09) : 1121 - 1130
  • [22] ON FAULT-TOLERANT MATRIX DECOMPOSITION
    FITZPATRICK, P
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 8 (03): : 293 - 303
  • [23] FAULT-TOLERANT SCHEMES FOR SOME SYSTOLIC SYSTEMS
    CULIK, K
    YU, S
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 1987, 22 (01) : 13 - 42
  • [24] Design techniques for fault-tolerant systolic arrays
    Esonu, MO
    AlKhalili, AJ
    Hariri, S
    AlKhalili, D
    JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 11 (1-2): : 151 - 168
  • [25] Design techniques for fault-tolerant systolic arrays
    Esonu, M.O.
    Al-Khalili, A.J.
    Hariri, S.
    Al-Khalili, D.
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1995, 11 (1-2): : 151 - 168
  • [26] A FAULT-TOLERANT SYSTOLIC DATA FLOW MACHINE
    TAL, D
    ERENYI, I
    COMFORT, JC
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 25 (1-5): : 91 - 95
  • [27] AN EVEN FASTER SYSTOLIC ARRAY FOR MATRIX MULTIPLICATION
    BENAINI, A
    ROBERT, Y
    PARALLEL COMPUTING, 1989, 12 (02) : 249 - 254
  • [28] Dynamic Fault-tolerant Design for Array Processors Based on Immunology
    Wu Ze-jun
    Wang Xin-an
    Li Guo-liang
    2ND IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER CONTROL (ICACC 2010), VOL. 5, 2010, : 16 - 20
  • [29] Highly fault-tolerant parallel computation
    Spielman, DA
    37TH ANNUAL SYMPOSIUM ON FOUNDATIONS OF COMPUTER SCIENCE, PROCEEDINGS, 1996, : 154 - 163
  • [30] REDUNDANCY DESIGN FOR A FAULT TOLERANT SYSTOLIC ARRAY
    WANG, JJ
    JEN, CW
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (03): : 218 - 226