Highly Fault-Tolerant Systolic-Array-Based Matrix Multiplication

被引:1
|
作者
Lu, Hsin-Chen [1 ]
Su, Liang-Ying [1 ]
Huang, Shih-Hsu [1 ]
机构
[1] Chung Yuan Christian Univ, Dept Elect Engn, Taoyuan 320314, Taiwan
关键词
fault tolerance; integrated circuits; parallel processing; processing elements; reliability; IN REDUNDANCY ANALYSIS;
D O I
10.3390/electronics13091780
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Matrix multiplication plays a crucial role in various engineering and scientific applications. Cannon's algorithm, executed within two-dimensional systolic arrays, significantly enhances computational efficiency through parallel processing. However, as the matrix size increases, reliability issues become more prominent. Although the previous work has proposed a fault-tolerant mechanism, it is only suitable for scenarios with a limited number of faulty processing elements (PEs). This paper introduces a pair-matching mechanism, assigning a fault-free PE as a proxy for each faulty PE to execute its tasks. Our fault-tolerant mechanism comprises two stages: in the first stage, each fault-free PE completes its designated computations; in the second stage, computations intended for each faulty PE are executed by its assigned fault-free PE proxy. The experimental results demonstrate that compared to the previous work, our approach not only significantly improves the fault tolerance of systolic arrays (applicable to scenarios with a higher number of faulty PEs) but also reduces circuit areas. Therefore, the proposed approach proves effective in practical applications.
引用
收藏
页数:17
相关论文
共 50 条
  • [41] FAULT-TOLERANT MATRIX OPERATIONS ON HYPERCUBE MULTIPROCESSORS
    ELSTER, AC
    UYAR, MU
    REEVES, AP
    PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 3: ALGORITHMS AND APPLICATIONS, 1989, : 169 - 176
  • [42] Fault-tolerant Sensor Network based on Fault Evaluation Matrix and Compensation for Intermittent Observation
    Kosugi, Kazuya
    Tokumoto, Shinichiro
    Namerikawa, Toru
    2012 IEEE 51ST ANNUAL CONFERENCE ON DECISION AND CONTROL (CDC), 2012, : 1834 - 1839
  • [43] DYNAMIC-RANGE, STABILITY, AND FAULT-TOLERANT CAPABILITY OF FINITE-PRECISION RLS SYSTOLIC ARRAY BASED ON GIVENS ROTATIONS
    LIU, KR
    HSIEH, SF
    YAO, K
    CHIU, CT
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (06): : 625 - 636
  • [44] A STUDY OF 2 APPROACHES FOR RECONFIGURING FAULT-TOLERANT SYSTOLIC ARRAYS
    LAM, CWH
    LI, HF
    JAYAKUMAR, R
    IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (06) : 833 - 844
  • [45] FAULT-TOLERANT MATRIX ARITHMETIC AND SIGNAL-PROCESSING ON HIGHLY CONCURRENT COMPUTING STRUCTURES
    JOU, JY
    ABRAHAM, JA
    PROCEEDINGS OF THE IEEE, 1986, 74 (05) : 732 - 741
  • [46] Artificial olfactory system with fault-tolerant sensor array
    Lotfivand, Nasser
    Abdolzadeh, Vida
    Hamidon, Mohd Nizar
    ISA TRANSACTIONS, 2016, 63 : 425 - 435
  • [47] RECONFIGURABLE AND FAULT-TOLERANT VLSI MULTIPROCESSOR ARRAY.
    Koren, Israel
    Conference Proceedings - Annual Symposium on Computer Architecture, 1981, : 425 - 442
  • [48] An autonomous reconfigurable cell array for fault-tolerant LSIs
    Shibayama, A
    Igura, H
    Mizuno, M
    Yamashina, M
    1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 230 - 231
  • [49] Synthesis of a unidirectional systolic array for matrix-vector multiplication
    Milovanovic, IZ
    Milovanovic, EI
    Bekakos, MP
    MATHEMATICAL AND COMPUTER MODELLING, 2006, 43 (5-6) : 612 - 619
  • [50] GPU-Accelerated Timing Simulation of Systolic-Array-Based AI Accelerators
    Holst, Stefan
    Bumun, Lim
    Wen, Xiaoqing
    2021 IEEE 30TH ASIAN TEST SYMPOSIUM (ATS 2021), 2021, : 127 - 132