共 50 条
- [41] Formal meaning of coverage metrics in simulation-based hardware design verification HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 221 - 228
- [42] A Symbolic Methodology for Formal Verification of High-level Data-Flow Synthesis 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2345 - +
- [44] Signal word-level statistical properties-based activation approach for hardware Trojan detection in DSP circuits IET COMPUTERS AND DIGITAL TECHNIQUES, 2018, 12 (06): : 258 - 267
- [45] RACE: A word-level ATPG-based constraints solver system for smart random simulation INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 299 - 308
- [46] Deductive Formal Verification of Synthesizable, Transaction-level Hardware Designs Using Coq 2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
- [48] Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Grobner Bases 2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
- [49] Evaluating and comparing simulation verification vs. formal verification approach on block level design ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 515 - 518
- [50] Formal Verification of Gate-Level Multiple Side Channel Parameters to Detect Hardware Trojans FORMAL TECHNIQUES FOR SAFETY-CRITICAL SYSTEMS (FTSCS 2016), 2017, 694 : 75 - 92