WASIM: A Word-level Abstract Symbolic Simulation Framework for Hardware Formal Verification

被引:1
|
作者
Fang, Wenji [1 ]
Zhang, Hongce [1 ,2 ]
机构
[1] Hong Kong Univ Sci & Technol Guangzhou, Guangzhou, Peoples R China
[2] Hong Kong Univ Sci & Technol, Hong Kong, Peoples R China
关键词
Formal verification; symbolic simulation; abstraction refinement;
D O I
10.1007/978-3-031-30820-8_2
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper demonstrates the design and usage of WASIM, a word-level abstract symbolic simulation framework with pluggable abstraction/refinement functions. WASIM is useful in the formal verification of functional properties on register-transfer level (RTL) hardware designs. Users can control the symbolic simulation process and tune the level of abstraction by interacting with WASIM through its Python API. WASIM can be used to directly check formal properties on symbolic traces or to extract useful fragments from symbolic representations to construct safe inductive invariants as a correctness certificate. We demonstrate the utility of WASIM on the verification of two pipelined hardware designs. WASIM and the case studies are available under open-source license at: [9].
引用
收藏
页码:11 / 18
页数:8
相关论文
共 50 条
  • [41] Formal meaning of coverage metrics in simulation-based hardware design verification
    Ugarte, I
    Sanchez, P
    HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 221 - 228
  • [42] A Symbolic Methodology for Formal Verification of High-level Data-Flow Synthesis
    Yang, Zhi
    Lv, Chao
    Ma, Guangsheng
    Shao, Jingbo
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2345 - +
  • [43] CMOS circuit verification with symbolic switch-level timing simulation
    McDonald, CB
    Bryant, RE
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) : 458 - 474
  • [44] Signal word-level statistical properties-based activation approach for hardware Trojan detection in DSP circuits
    Li, He
    Liu, Qiang
    Chen, Fuqiang
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2018, 12 (06): : 258 - 267
  • [45] RACE: A word-level ATPG-based constraints solver system for smart random simulation
    Iyer, MA
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 299 - 308
  • [46] Deductive Formal Verification of Synthesizable, Transaction-level Hardware Designs Using Coq
    Strauch, Tobias
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [47] FORMAL VERIFICATION OF MEMORY-CIRCUITS BY SWITCH-LEVEL SIMULATION
    BRYANT, RE
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (01) : 94 - 102
  • [48] Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Grobner Bases
    Pruss, Tim
    Kalla, Priyank
    Enescu, Florian
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [49] Evaluating and comparing simulation verification vs. formal verification approach on block level design
    Segev, E
    Goldshlager, S
    Miller, H
    Shua, O
    Sher, O
    Greenberg, S
    ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 515 - 518
  • [50] Formal Verification of Gate-Level Multiple Side Channel Parameters to Detect Hardware Trojans
    Abbasi, Imran Hafeez
    Lodhi, Faiq Khalid
    Kamboh, Awais Mehmood
    Hasan, Osman
    FORMAL TECHNIQUES FOR SAFETY-CRITICAL SYSTEMS (FTSCS 2016), 2017, 694 : 75 - 92