共 50 条
- [31] Formal verification of data-path circuits based on symbolic simulation PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 329 - 336
- [33] Formal verification of Pentium®4 components with symbolic simulation and inductive invariants COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2005, 3576 : 170 - 184
- [34] Using symbolic simulation and weakening abstraction for formal verification of embedded software PROCEEDINGS OF THE 10TH IASTED INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND APPLICATIONS, 2006, : 334 - +
- [35] An ACL2 model of VHDL for symbolic simulation and formal verification 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 269 - 274
- [36] RMLM: A Flexible Defense Framework for Proactively Mitigating Word-level Adversarial Attacks PROCEEDINGS OF THE 61ST ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS, ACL 2023, VOL 1, 2023, : 2757 - 2774
- [37] PREVAIL-DM - A FRAMEWORK-BASED ENVIRONMENT FOR FORMAL HARDWARE VERIFICATION COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 79 - 96
- [39] Verification of all circuits in a floating-point unit using word-level model checking FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 19 - 33
- [40] Digital system verification: A combined formal methods and simulation framework Synthesis Lectures on Digital Circuits and Systems, 2010, 27 : 1 - 93