WASIM: A Word-level Abstract Symbolic Simulation Framework for Hardware Formal Verification

被引:1
|
作者
Fang, Wenji [1 ]
Zhang, Hongce [1 ,2 ]
机构
[1] Hong Kong Univ Sci & Technol Guangzhou, Guangzhou, Peoples R China
[2] Hong Kong Univ Sci & Technol, Hong Kong, Peoples R China
关键词
Formal verification; symbolic simulation; abstraction refinement;
D O I
10.1007/978-3-031-30820-8_2
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper demonstrates the design and usage of WASIM, a word-level abstract symbolic simulation framework with pluggable abstraction/refinement functions. WASIM is useful in the formal verification of functional properties on register-transfer level (RTL) hardware designs. Users can control the symbolic simulation process and tune the level of abstraction by interacting with WASIM through its Python API. WASIM can be used to directly check formal properties on symbolic traces or to extract useful fragments from symbolic representations to construct safe inductive invariants as a correctness certificate. We demonstrate the utility of WASIM on the verification of two pipelined hardware designs. WASIM and the case studies are available under open-source license at: [9].
引用
收藏
页码:11 / 18
页数:8
相关论文
共 50 条
  • [31] Formal verification of data-path circuits based on symbolic simulation
    Morihiro, Y
    Yoneda, T
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 329 - 336
  • [32] Formal verification of data-path circuits based on symbolic simulation
    Morihiro, Y
    Yoneda, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (06) : 965 - 974
  • [33] Formal verification of Pentium®4 components with symbolic simulation and inductive invariants
    Kaivola, R
    COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2005, 3576 : 170 - 184
  • [34] Using symbolic simulation and weakening abstraction for formal verification of embedded software
    He, Nannan
    Hsiao, Michael S.
    PROCEEDINGS OF THE 10TH IASTED INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND APPLICATIONS, 2006, : 334 - +
  • [35] An ACL2 model of VHDL for symbolic simulation and formal verification
    Rodrigues, VM
    Borrione, D
    Georgelin, P
    13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 269 - 274
  • [36] RMLM: A Flexible Defense Framework for Proactively Mitigating Word-level Adversarial Attacks
    Wang, Zhaoyang
    Liu, Zhiyue
    Zheng, Xiaopeng
    Su, Qinliang
    Wang, Jiahai
    PROCEEDINGS OF THE 61ST ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS, ACL 2023, VOL 1, 2023, : 2757 - 2774
  • [37] PREVAIL-DM - A FRAMEWORK-BASED ENVIRONMENT FOR FORMAL HARDWARE VERIFICATION
    WAGNER, FR
    COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 79 - 96
  • [38] SimplMM: A simplified and abstract multicore hardware model for large scale system software formal verification
    Kim, Jieung
    Gu, Ronghui
    Shao, Zhong
    JOURNAL OF SYSTEMS ARCHITECTURE, 2024, 147
  • [39] Verification of all circuits in a floating-point unit using word-level model checking
    Chen, YA
    Clarke, E
    Ko, PH
    Hoskote, Y
    Kam, T
    Khaira, M
    O'Leary, J
    Zhao, XD
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 19 - 33
  • [40] Digital system verification: A combined formal methods and simulation framework
    Li L.
    Thornton M.A.
    Synthesis Lectures on Digital Circuits and Systems, 2010, 27 : 1 - 93