共 50 条
- [21] YEmpirical Word-Level Analysis of Arithmetic Module Architectures for Hardware Trojan Susceptibility PROCEEDINGS OF THE 2018 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2018, : 109 - 114
- [22] System Level Formal Verification via Distributed Multi-Core Hardware in the Loop Simulation 2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 734 - 742
- [23] Hardware Trojan Detection Acceleration Based on Word-Level Statistical Properties Management PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 153 - 160
- [24] Semi-formal verification of memory systems by symbolic simulation CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2003, 2860 : 158 - 163
- [25] TheoSim: Combining symbolic simulation and theorem provina for hardware verification SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 60 - 65
- [26] What's between simulation and formal verification? (Extended abstract) 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 328 - 329
- [27] Verification of Arithmetic Datapath Designs using Word-level Approach - A Case Study 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1862 - 1865
- [28] Utilizing high-level information for formal hardware verification ADVANCED COMPUTER SYSTEMS, PROCEEDINGS, 2002, 664 : 419 - 431
- [29] A Formal Verification Framework for Tezos Smart Contracts Based on Symbolic Execution PROGRAMMING LANGUAGES AND SYSTEMS, APLAS 2024, 2025, 15194 : 305 - 324
- [30] Extracting Hardware Assertions Including Word-Level Relations over Multiple Clock Cycles 2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 244 - 250