WASIM: A Word-level Abstract Symbolic Simulation Framework for Hardware Formal Verification

被引:1
|
作者
Fang, Wenji [1 ]
Zhang, Hongce [1 ,2 ]
机构
[1] Hong Kong Univ Sci & Technol Guangzhou, Guangzhou, Peoples R China
[2] Hong Kong Univ Sci & Technol, Hong Kong, Peoples R China
关键词
Formal verification; symbolic simulation; abstraction refinement;
D O I
10.1007/978-3-031-30820-8_2
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper demonstrates the design and usage of WASIM, a word-level abstract symbolic simulation framework with pluggable abstraction/refinement functions. WASIM is useful in the formal verification of functional properties on register-transfer level (RTL) hardware designs. Users can control the symbolic simulation process and tune the level of abstraction by interacting with WASIM through its Python API. WASIM can be used to directly check formal properties on symbolic traces or to extract useful fragments from symbolic representations to construct safe inductive invariants as a correctness certificate. We demonstrate the utility of WASIM on the verification of two pipelined hardware designs. WASIM and the case studies are available under open-source license at: [9].
引用
收藏
页码:11 / 18
页数:8
相关论文
共 50 条
  • [21] YEmpirical Word-Level Analysis of Arithmetic Module Architectures for Hardware Trojan Susceptibility
    Islam, Sheikh Ariful
    Sah, Love Kumar
    Katkoori, Srinivas
    PROCEEDINGS OF THE 2018 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2018, : 109 - 114
  • [22] System Level Formal Verification via Distributed Multi-Core Hardware in the Loop Simulation
    Mancini, Toni
    Mari, Federico
    Massini, Annalisa
    Melatti, Igor
    Tronci, Enrico
    2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 734 - 742
  • [23] Hardware Trojan Detection Acceleration Based on Word-Level Statistical Properties Management
    Li, He
    Liu, Qiang
    PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 153 - 160
  • [24] Semi-formal verification of memory systems by symbolic simulation
    Abu-Haimed, H
    Berezin, S
    Dill, DL
    CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2003, 2860 : 158 - 163
  • [25] TheoSim: Combining symbolic simulation and theorem provina for hardware verification
    Al Sammane, G
    Schmaltz, J
    Toma, D
    Ostier, R
    Borrione, D
    SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 60 - 65
  • [26] What's between simulation and formal verification? (Extended abstract)
    Dill, DL
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 328 - 329
  • [27] Verification of Arithmetic Datapath Designs using Word-level Approach - A Case Study
    Yu, Cunxi
    Brown, Walter
    Ciesielski, Maciej
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1862 - 1865
  • [28] Utilizing high-level information for formal hardware verification
    Johannsen, P
    Drechsler, R
    ADVANCED COMPUTER SYSTEMS, PROCEEDINGS, 2002, 664 : 419 - 431
  • [29] A Formal Verification Framework for Tezos Smart Contracts Based on Symbolic Execution
    Thi Thu Ha Doan
    Thiemann, Peter
    PROGRAMMING LANGUAGES AND SYSTEMS, APLAS 2024, 2025, 15194 : 305 - 324
  • [30] Extracting Hardware Assertions Including Word-Level Relations over Multiple Clock Cycles
    Miyamotol, Mami
    Hamaguchi, Kiyoharu
    2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 244 - 250