共 8 条
- [1] Polynomial Word-Level Verification of Arithmetic Circuits 2021 19TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), 2022, : 1 - 9
- [3] Word-Level Multi-Fix Rectifiability of Finite Field Arithmetic Circuits PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 41 - 47
- [4] Verification of Arithmetic Datapath Designs using Word-level Approach - A Case Study 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1862 - 1865
- [6] FORMAL VERIFICATION OF SEQUENTIAL GALOIS FIELD ARITHMETIC CIRCUITS USING ALGEBRAIC GEOMETRY 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1623 - 1628
- [7] Verification of all circuits in a floating-point unit using word-level model checking FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 19 - 33