INVESTIGATION ON HIGH-SPEED PERFORMANCE OF 0.1-MU-M-GATE, ULTRATHIN-FILM CMOS SIMOX

被引：0

作者：

OMURA, Y

NAKASHIMA, S

IZUMI, K

机构：

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 1992年 / E75C卷 / 12期

关键词：

CMOS; SOI; SIMOX; ULTRATHIN; HIGH SPEED;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 0.1-mum-gate CMOS/SIMOX has been successfully fabricated using high quality SIMOX substrates. The propagation delay time for the 0.1-mum-gate CMOS/SIMOX is not so noticeable due to the parasitic resistance of the source and drain regions. We anticipate 0.1-mum-gate CMOS/SIMOX devices with a delay time of less than 20 ps at a supply voltage of 1.5 V by reducing the remaining parasitic resistance and capacitances.

引用

页码：1491 / 1497

页数：7

共 50 条

[21] Gate electrode engineering by control of grain growth for high performance and high reliable 0.18 mu m dual gate CMOS
Shimizu, S
Kuroi, T
Sayama, H
Furukawa, A
Nishida, Y
Inoue, Y
Inuishi, M
Nishimura, T
1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 107 - 108
[22] A low-resistance self-aligned T-shaped gate for high-performance sub-0.1-mu m CMOS
Hisamoto, D
Umeda, K
Nakamura, Y
Kimura, S
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (06) : 951 - 956
[23] High-performance 0.1-mu m-self-aligned-gate GaAs MESFET technology
Nishimura, K
Onodera, K
Aoyama, S
Tokumitsu, M
Yamasaki, K
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (11) : 2113 - 2119
[24] NOVEL T-GATE FABRICATION AND HIGH-FREQUENCY PERFORMANCE FOR 0.1 MU-M-GATE INALAS INGAAS HEMT
ENOKI, T
ARAI, K
ISHII, Y
TAMAMURA, T
ELECTRONICS LETTERS, 1991, 27 (02) : 115 - 116
[25] A 0.8-MU-M CMOS TECHNOLOGY FOR HIGH-PERFORMANCE ASIC MEMORY AND CHANNELLESS GATE ARRAY
LIOU, FT
HAN, YP
BRYANT, FR
ZAMANIAN, M
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) : 380 - 387
[26] CMOS SCALING IN THE 0.1-MU-M, 1.X-VOLT REGIME FOR HIGH-PERFORMANCE APPLICATIONS
SHAHIDI, GG
WARNOCK, JD
COMFORT, J
FISCHER, S
MCFARLAND, PA
ACOVIC, A
CHAPPELL, TI
CHAPPELL, BA
NING, TH
ANDERSON, CJ
DENNARD, RH
SUN, JYC
POLCARI, MR
DAVARI, B
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 229 - 244
[27] 1-MU-M HIGH-SPEED CMOS IC TECHNOLOGY OPTIMIZED FOR LIQUID-NITROGEN TEMPERATURE OPERATION
LI, YX
ZHANG, M
CRYOGENICS, 1990, 30 : 551 - 555
[28] A 0.1-mu m double-deck-shaped gate HJFET with reduced gate-fringing-capacitance for ultra-high-speed ICs
Wada, S
Yamazaki, J
Ishikawa, M
Maeda, T
GAAS IC SYMPOSIUM - 19TH ANNUAL, TECHNICAL DIGEST 1997, 1997, : 70 - 73
[29] High performance 0.2 mu m CMOS with 25 angstrom gate oxide grown on nitrogen implanted Si substrates
Liu, CT
Lloyd, EJ
Ma, Y
Du, M
Opila, RL
Hillenius, SJ
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 499 - 502
[30] Performance Investigation of Bottom Gate ZnO Based TFT for High-Speed Digital Display Circuit Applications
Kumar, Binay Binod
Kumar, Shubham
Tiwari, Pramod Kumar
Yadav, Aniruddh Bahadur
Dubey, Sarvesh
Singh, Kunal
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2024, 25 (03) : 314 - 326

← 1 2 3 4 5 →