INVESTIGATION ON HIGH-SPEED PERFORMANCE OF 0.1-MU-M-GATE, ULTRATHIN-FILM CMOS SIMOX

被引：0

作者：

OMURA, Y

NAKASHIMA, S

IZUMI, K

机构：

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 1992年 / E75C卷 / 12期

关键词：

CMOS; SOI; SIMOX; ULTRATHIN; HIGH SPEED;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 0.1-mum-gate CMOS/SIMOX has been successfully fabricated using high quality SIMOX substrates. The propagation delay time for the 0.1-mum-gate CMOS/SIMOX is not so noticeable due to the parasitic resistance of the source and drain regions. We anticipate 0.1-mum-gate CMOS/SIMOX devices with a delay time of less than 20 ps at a supply voltage of 1.5 V by reducing the remaining parasitic resistance and capacitances.

引用

页码：1491 / 1497

页数：7

共 50 条

[31] Performance Investigation of Bottom Gate ZnO Based TFT for High-Speed Digital Display Circuit Applications
Binay Binod Kumar
Shubham Kumar
Pramod Kumar Tiwari
Aniruddh Bahadur Yadav
Sarvesh Dubey
Kunal Singh
Transactions on Electrical and Electronic Materials, 2024, 25 : 314 - 326
[32] A 0.1-mu m self-aligned-gate GaAs MESFET with multilayer interconnection structure for ultra-high-speed ICs
Tokumitsu, M
Hirano, M
Otsuji, T
Yamaguchi, S
Yamasaki, K
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 211 - 214
[33] 0.1-μm gate-length AlInAs/GaInAs/GaAs MODFET MMIC process for applications in high-speed wireless communications
Rohdin, H
Nagy, A
Robbins, V
Su, CY
Wakita, AS
Seeger, J
Hwang, T
Chye, P
Gregory, PE
Bahl, ST
Kellert, FG
Studebaker, LG
D'Avanzo, DC
Johnsen, S
HEWLETT-PACKARD JOURNAL, 1998, 49 (01): : 37 - 38
[34] Cu single Damascene interconnects with plasma-polymerized organic polymers (k=2.6) for high-speed, 0.1μm CMOS devices
Tagami, M
Fukai, T
Hiroi, M
Kawahara, J
Shiba, K
Tada, M
Onodera, T
Saito, S
Kinoshita, K
Ogura, T
Narihiro, M
Arai, K
Yamaguchi, K
Fukaishi, M
Kikuta, K
Mogami, T
Hayashi, Y
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 851 - 853
[35] Efficient output ESD protection for 0.5-mu m high-speed CMOS SRAM IC with well-coupled technique
Ker, MD
Wu, CN
MICROELECTRONICS AND RELIABILITY, 1996, 36 (11-12): : 1731 - 1734
[36] High-performance 0.07-mu m CMOS with 9.5-ps gate delay and 150 GHz f(T)
Wann, C
Assaderaghi, F
Shi, LT
Chan, K
Cohen, S
Hovel, H
Jenkins, K
Lee, Y
Sadana, D
Viswanathan, R
Wind, S
Taur, Y
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (12) : 625 - 627
[37] Monolithic integration of resonant tunneling diodes, schottky barrier diodes and 0.1-μm-gate high electron mobility transistors for high-speed ICs
Matsuzaki, H
Osaka, J
Itoh, T
Sano, K
Murata, K
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (4A): : 2186 - 2190
[38] HIGH-FREQUENCY PERFORMANCE FOR SUB-0.1 MU-M GATE INAS-INSERTED-CHANNEL INALAS/INGAAS HEMT
AKAZAKI, T
ENOKI, T
ARAI, K
UMEDA, Y
ISHII, Y
ELECTRONICS LETTERS, 1992, 28 (13) : 1230 - 1231
[39] HIGH-POWER AND HIGH-SPEED PERFORMANCE OF 1.3-MU-M STRAINED MQW GAIN-COUPLED DFB LASERS
LU, H
BLAAUW, C
BENYON, B
LI, GP
MAKINO, T
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 1995, 1 (02) : 375 - 381
[40] Low-resistance self-aligned T-shaped gate for high-performance sub-0.1-μm CMOS
Hitachi Ltd, Tokyo, Japan
IEEE Trans Electron Devices, 6 (951-956):

← 1 2 3 4 5 →