INTERCONNECTS FOR SUBMICRON ASICS

被引：0
|
作者：
BARTELINK, DJ
CHIU, KY
机构：
来源：
1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：59 / 62
页数：4
相关论文
共 50 条
  • [31] Structure evolution in ULSI interconnects toward 65nm/45nm-nodes ASICs
    Hayashi, Y
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 480 - 485
  • [32] Signal integrity problems in deep submicron arising from interconnects between cores
    Nordholz, P
    Treytnar, D
    Otterstedt, J
    Grabinski, H
    Niggemeyer, D
    Williams, TW
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 28 - 33
  • [33] Current sensing techniques for global interconnects in very deep submicron(VDSM) CMOS
    Maheshwari, A
    Burleson, W
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 66 - 70
  • [34] Influence of microstructure on electromigration dynamics in submicron Al interconnects: Real-time imaging
    Riege, SP
    Prybyla, JA
    Hunt, AW
    APPLIED PHYSICS LETTERS, 1996, 69 (16) : 2367 - 2369
  • [35] Tuning Strategies for Global Interconnects in High-Performance Deep-Submicron ICs
    Kahng, Andrew B.
    Muddu, Sudhakar
    Sarto, Egino
    VLSI Design, 10 (01): : 21 - 34
  • [36] 2-π Crosstalk Noise Model for Deep Submicron VLSI Global RC Interconnects
    Maheshwari, V.
    Anushree
    Mazumdar, Saupayan
    Kar, R.
    Mandal, D.
    Bhattacharjee, A. K.
    IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS DESIGN, SYSTEMS AND APPLICATIONS (ICEDSA 2012), 2012, : 225 - 229
  • [37] Spiral inductor performance in deep-submicron bulk-CMOS with copper interconnects
    Kuhn, WB
    Orsborn, AW
    Peterson, MC
    Kythakyapuzha, SR
    Hussein, AI
    Zhang, J
    Li, JM
    Shumaker, EA
    Nair, NC
    2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 301 - 304
  • [38] A new method for the lifetime determination of submicron metal interconnects by means of a parallel test structure
    Vanstreels, K
    D'Olieslaeger, M
    De Ceuninck, W
    D'Haen, J
    Maex, K
    MICROELECTRONICS RELIABILITY, 2005, 45 (3-4) : 753 - 759
  • [39] A new method for the lifetime determination of submicron metal interconnects by means of a parallel test structure
    Vanstreels, K
    D'Olieslaeger, M
    De Ceuninck, W
    D'Haen, J
    Maex, K
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 633 - 636
  • [40] Tuning strategies for global interconnects in high-performance deep-submicron ICs
    Kahng, AB
    Muddu, S
    Sarto, E
    VLSI DESIGN, 1999, 10 (01) : 21 - 34
12345