共 50 条
- [41] Single Sided Heating Method for Chip-to-Wafer Bonding with Submicron Cu/In Interconnects 2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 38 - 41
- [42] Delay and power model for current-mode signaling in deep submicron global interconnects PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 513 - 516
- [43] Operating mode analysis of deep-submicron CMOS buffers driving inductive interconnects ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 491 - 494
- [44] Comparative Analysis of Some Crosstalk Avoidance Coding Techniques In Deep Submicron VLSI Interconnects PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 1 - 5
- [45] Spiral inductor performance in deep-submicron bulk-CMOS with copper interconnects 2002 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2002, : 385 - 388
- [48] Comparison of the time-dependent physical processes in the electromigration of deep submicron copper and aluminum interconnects MATERIALS, TECHNOLOGY AND RELIABILITY FOR ADVANCED INTERCONNECTS AND LOW-K DIELECTRICS-2003, 2003, 766 : 139 - 144
- [50] Scalable Optimal Test Patterns for Crosstalk-induced Faults on Deep Submicron Global Interconnects CODING AND CRYPTOLOGY, 2008, 4 : 80 - +