DETERMINING IC LAYOUT RULES FOR COST MINIMIZATION

被引：12
|
作者：
RUNG, RD
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1981年 / 16卷 / 01期
关键词：
D O I：
10.1109/JSSC.1981.1051533
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：35 / 43
页数：9
相关论文
共 50 条
  • [1] AN YIELD IMPROVEMENT TECHNIQUE FOR IC LAYOUT USING LOCAL DESIGN RULES
    ALLAN, GA
    WALTON, AJ
    HOLWILL, RJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (11) : 1355 - 1362
  • [2] IC LAYOUT SYSTEMS
    LOSQUADRO, M
    HIGH PERFORMANCE SYSTEMS-THE MAGAZINE FOR TECHNOLOGY CHAMPIONS, 1990, 11 (02): : 61 - &
  • [3] Offshore Wind Farm Collection Cable Layout Optimization through Cost Minimization
    Tahery, Hamid
    Kucuksari, Sadik
    2019 51ST NORTH AMERICAN POWER SYMPOSIUM (NAPS), 2019,
  • [4] SURVEY OF IC LAYOUT SYSTEMS
    MEYER, EL
    VLSI SYSTEMS DESIGN, 1987, 8 (13): : 63 - &
  • [5] Technology retargeting for IC layout
    Lakos, J
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 460 - 465
  • [6] BRINGING IC LAYOUT IN HOUSE
    NAPIER, JC
    EDN, 1992, 37 (18) : 108 - &
  • [7] VIA MINIMIZATION BY LAYOUT MODIFICATION
    THE, KS
    WONG, DF
    CONG, JH
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 799 - 802
  • [8] Testability of IC Layout.
    Barke, Erich
    NTZ. Nachrichtentechnische Zeitschrift, 1981, 34 (11): : 758 - 766
  • [9] New experimental methodology to extract compact layout rules for latchup prevention in bulk CMOS IC's
    Ker, MD
    Lo, WY
    Wu, CY
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 143 - 146
  • [10] New experimental methodology to extract compact layout rules for latchup prevention in bulk CMOS IC's
    Ker, Ming-Dou
    Lo, Wen-Yu
    Wu, Chung-Yu
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 143 - 146
12345