BORDER TRAPS IN MOS DEVICES

被引:305
|
作者
FLEETWOOD, DM
机构
[1] Sandia National Laboratories., Dept., NM, 87185–5800., 1332, Albuquerque
关键词
D O I
10.1109/23.277495
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is recommended that the terminology for oxide charges developed in 1979 by the Deal committee be updated to include near-interfacial oxide traps that communicate with the underlying Si and that these defects collectively be called "border traps." Justification for this nomenclature is presented and defining features of border traps are discussed. Border traps play an important role in determining low-frequency (1/f) noise levels in metal-oxide-semiconductor (MOS) transistors and also appear to have been observed in recent spin-dependent recombination studies on irradiated devices at microwave frequencies. This terminology is intended to add focus to discussions of defect type and location in MOS structures.
引用
收藏
页码:269 / 271
页数:3
相关论文
共 50 条
  • [1] Fast and slow border traps in MOS devices
    Fleetwood, DM
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (03) : 779 - 786
  • [2] Fast and slow border traps in MOS devices
    Fleetwood, DM
    RADECS 95 - THIRD EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 1996, : 1 - 8
  • [3] Oxygen-Related Border Traps in MOS and GaN Devices
    Fleetwood, D. M.
    Roy, T.
    Shen, X.
    Puzyrev, Y. S.
    Zhang, E. X.
    Schrimpf, R. D.
    Pantelides, S. T.
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 413 - 416
  • [4] Border traps and bias-temperature instabilities in MOS devices
    Fleetwood, D. M.
    MICROELECTRONICS RELIABILITY, 2018, 80 : 266 - 277
  • [5] A Compact Model for Border Traps in Lateral MOS Devices with Large Channel Resistance
    Yin, Ruiyuan
    Li, Yue
    Lin, Wei
    Wen, Cheng P.
    Hao, Yilong
    Fu, Yunyi
    Wang, Maojun
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (05) : 694 - 697
  • [6] MICROSCOPIC NATURE OF BORDER TRAPS IN MOS OXIDES
    WARREN, WL
    SHANEYFELT, MR
    FLEETWOOD, DM
    SCHWANK, JR
    WINOKUR, PS
    DEVINE, RAB
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) : 1817 - 1827
  • [7] A Distributed Model for Border Traps in Al2O3 - InGaAs MOS Devices
    Yuan, Yu
    Wang, Lingquan
    Yu, Bo
    Shin, Byungha
    Ahn, Jaesoo
    McIntyre, Paul C.
    Asbeck, Peter M.
    Rodwell, Mark J. W.
    Taur, Yuan
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 485 - 487
  • [8] Effects of interface traps and border traps on MOS postirradiation annealing response
    Fleetwood, DM
    Warren, WL
    Schwank, JR
    Winokur, PS
    Shaneyfelt, MR
    Riewe, LC
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1995, 42 (06) : 1698 - 1707
  • [9] The Relationship between Border Traps characterized by AC Admittance and BTI in III-V MOS devices
    Vais, A.
    Martens, K.
    Franco, J.
    Lin, D.
    Alian, A.
    Roussel, P.
    Sioncke, S.
    Collaert, N.
    Thean, A.
    Heyns, M.
    Groeseneken, G.
    DeMeyer, Kristin
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [10] Deuterium passivation of interface traps in MOS devices
    Cheng, KG
    Hess, K
    Lyding, JW
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (09) : 441 - 443