We report the fabrication of an etched-groove permeable base transistor (PBT) test structure on silicon, using self-aligned CoSi2 for the base and emitter contacts. This process is fully compatible with a standard CMOS process. The structure has been characterized and simulated. The simulation results are compared with the measured characteristics of the fabricated device.