THE DESIGN OF A BIT-SERIAL COPROCESSOR TO PERFORM MULTIPLICATION AND DIVISION ON A MASSIVELY PARALLEL ARCHITECTURE

被引：0
|
作者：
MORLEY, RE
CHRISTENSEN, GE
SULLIVAN, TJ
机构：
来源：
SYSTOLIC ARRAY PROCESSORS | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：497 / 503
页数：7
相关论文
共 50 条
  • [21] Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture
    Department of Electrical Engineering, Hachinohe Institute of Technology, Hachinohe, 031-8501, Japan
    不详
    不详
    不详
    不详
    Syst Comput Jpn, 12 (43-51):
  • [22] Design of a multi-context FPVLSI based on an asynchronous bit-serial architecture
    Muthumala, Waidyasoorlya Hasitha
    Hariyama, Masanorl
    Kameyama, Michitaka
    2007 IEEE DALLAS/CAS WORKSHOP ON SYSTEM-ON-CHIP (SOC): DESIGN, APPLICATIONS, INTEGRATION, AND SOFTWARE, 2007, : 59 - 62
  • [23] A Comparison of Bit-Parallel and Bit-Serial Architectures for WDM Networks
    Krishna M. Sivalingam
    Photonic Network Communication, 1999, 1 : 89 - 103
  • [24] Bit-serial architecture for rank order and stack filters
    Hiasat, A
    Hasan, O
    INTEGRATION-THE VLSI JOURNAL, 2003, 36 (1-2) : 3 - 12
  • [25] BIT-SERIAL PARALLEL PROCESSOR FOR LU-DECOMPOSITION.
    Shimizu, Naohiko
    Tanaka, Mamoru
    Systems, computers, controls, 1983, 14 (06): : 67 - 77
  • [26] EFFICIENT FUNCTION IMPLEMENTATION FOR BIT-SERIAL PARALLEL PROCESSORS
    REEVES, AP
    BRUNER, JD
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (09) : 841 - 844
  • [27] A BIT-SERIAL ARCHITECTURE FOR DIGITAL SIGNAL-PROCESSING
    KANOPOULOS, N
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1985, 32 (03): : 289 - 291
  • [28] A comparison of bit-parallel and bit-serial architectures for WDM networks
    Sivalingam, KM
    PHOTONIC NETWORK COMMUNICATIONS, 1999, 1 (01) : 89 - 103
  • [29] Path concepts for a reconfigurable bit-serial synchronous architecture
    Dittmann, F
    Rettberg, A
    Weber, R
    EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 448 - 457
  • [30] New FPGA architecture for bit-serial pipeline datapath
    Ohta, A
    Isshiki, T
    Kunieda, H
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 58 - 67
12345