A BIT-SERIAL ARCHITECTURE FOR DIGITAL SIGNAL-PROCESSING

被引:4
|
作者
KANOPOULOS, N
机构
[1] Duke Univ, Dep of Electrical, Engineering, Durham, NC, USA, Duke Univ, Dep of Electrical Engineering, Durham, NC, USA
来源
关键词
BIT-SERIAL ARCHITECTURE;
D O I
10.1109/TCS.1985.1085686
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:289 / 291
页数:3
相关论文
共 50 条
  • [1] A CMOS DESIGN STRATEGY FOR BIT-SERIAL SIGNAL-PROCESSING
    MURRAY, AF
    DENYER, PB
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (03) : 746 - 753
  • [2] A BIT-SERIAL VLSI ARCHITECTURAL METHODOLOGY FOR SIGNAL-PROCESSING
    LYON, RF
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1982, 6 (03): : 228 - 228
  • [3] A field programmable bit-serial digital signal processor
    Rahim, SA
    Turner, LE
    4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 295 - 298
  • [4] High speed bit-serial parallel processing on array architecture
    Ito, K
    Shimizugashira, T
    Kunieda, H
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 667 - 668
  • [5] Built-In Self-Test of bit-serial arithmetic units for digital signal processing
    Kreken, HO
    Aas, EJ
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 453 - 459
  • [6] BIT CONVEYORS ON VLSI FOR DIGITAL SIGNAL-PROCESSING
    BAJKOV, VD
    BULGAKOVA, SD
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (06): : 48 - 52
  • [7] BUILDING CIRCUITS WITH BIT-SERIAL ARCHITECTURE
    SMITH, K
    ELECTRONICS-US, 1982, 55 (15): : 70 - 70
  • [8] COMPUTER ARCHITECTURE FOR DIGITAL SIGNAL-PROCESSING
    ALLEN, J
    PROCEEDINGS OF THE IEEE, 1985, 73 (05) : 852 - 873
  • [9] BIT-SERIAL ARCHITECTURE FOR OPTICAL COMPUTING
    HEURING, VP
    JORDAN, HF
    PRATT, JP
    APPLIED OPTICS, 1992, 31 (17): : 3213 - 3224
  • [10] A comparison of bit-serial and multi-bit processor elements in a real-time signal processing SIMD architecture
    Astrom, A
    Hall, M
    Edman, A
    3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1996, : 245 - 250