A BIT-SERIAL ARCHITECTURE FOR DIGITAL SIGNAL-PROCESSING

被引：4
|
作者：
KANOPOULOS, N
机构：
[1] Duke Univ, Dep of Electrical, Engineering, Durham, NC, USA, Duke Univ, Dep of Electrical Engineering, Durham, NC, USA
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS | 1985年 / 32卷 / 03期
关键词：
BIT-SERIAL ARCHITECTURE;
D O I：
10.1109/TCS.1985.1085686
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：289 / 291
页数：3
相关论文
共 50 条
  • [21] Path concepts for a reconfigurable bit-serial synchronous architecture
    Dittmann, F
    Rettberg, A
    Weber, R
    EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 448 - 457
  • [22] New FPGA architecture for bit-serial pipeline datapath
    Ohta, A
    Isshiki, T
    Kunieda, H
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 58 - 67
  • [23] Approach for formal verification of a bit-serial pipelined architecture
    Zabel, Henning
    Rettberg, Achim
    Krupp, Alexander
    EMBEDDED SYSTEM DESIGN: TOPICS, TECHNIQUES AND TRENDS, 2007, 231 : 47 - +
  • [24] BIT-SERIAL PARALLEL PROCESSING UNIT FOR THE HISTOGRAMMING OPERATION
    ABDELGUERFI, M
    KHALAF, S
    SOOD, AK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (07): : 948 - 954
  • [25] DIGITAL SIGNAL-PROCESSING
    BEST, R
    TECHNISCHES MESSEN, 1989, 56 (03): : 130 - 137
  • [26] DIGITAL SIGNAL-PROCESSING
    BEST, R
    TECHNISCHES MESSEN, 1991, 58 (7-8): : 310 - 317
  • [27] Low power optimization of bit-serial digital filters
    Astrom, P
    Nilsson, P
    Torkelsson, M
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 229 - 232
  • [28] DIGITAL SIGNAL-PROCESSING
    BEST, R
    TECHNISCHES MESSEN, 1992, 59 (02): : 76 - 81
  • [29] DIGITAL SIGNAL-PROCESSING
    BEST, R
    TECHNISCHES MESSEN, 1991, 58 (01): : 36 - 40
  • [30] DIGITAL SIGNAL-PROCESSING
    BEST, R
    TECHNISCHES MESSEN, 1992, 59 (01): : 26 - 32
12345