IMPROVING THE PERFORMANCE OF A SWITCH-LEVEL SIMULATOR TARGETED FOR A LOGIC SIMULATION MACHINE

被引：4

作者：

SPILLINGER, I ^{[1
]}

SILBERMAN, GM ^{[1
]}

机构：

[1] TECHNION ISRAEL INST TECHNOL,DEPT COMP SCI,IL-32000 HAIFA,ISRAEL

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1986年 / 5卷 / 03期

关键词：

D O I：

10.1109/TCAD.1986.1270208

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：396 / 404

页数：9

共 50 条

[21] SWITCH-LEVEL TIMING SIMULATION OF BIPOLAR ECL CIRCUITS
YANG, AT
CHANG, YH
SAAB, DG
HAJJ, IN
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (04) : 516 - 530
[22] FX: A fast approximate fault simulator for the switch-level using VHDL
Ryan, CA
Tront, JG
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (03) : 336 - 345
[23] HIERARCHICAL SPECIFICATION AND SWITCH-LEVEL SIMULATION OF DIGITAL CIRCUITS
SOEGAARDKNUDSEN, M
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1985, 132 (02): : 102 - 107
[24] Switch-level bridging fault simulation in the presence of feedback
Dahlgren, P
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 363 - 371
[25] SWITCH-LEVEL SIMULATION AND THE PASS TRANSISTOR EXOR GATE
SVENSSON, C
TJARNSTROM, R
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (09) : 994 - 997
[26] CHARGE-SHARING MODELS FOR SWITCH-LEVEL SIMULATION
CHU, CY
HOROWITZ, MA
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (06) : 1053 - 1061
[27] MASSIVELY PARALLEL SWITCH-LEVEL SIMULATION - A FEASIBILITY STUDY
KRAVITZ, SA
BRYANT, RE
RUTENBAR, RA
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (07) : 871 - 894
[28] Switch-Level Test-Vector Generation for CMOS Combinational Logic
A. E. Lyul'kin
Russian Microelectronics, 2003, 32 (4) : 243 - 246
[29] FORMAL VERIFICATION OF MEMORY-CIRCUITS BY SWITCH-LEVEL SIMULATION
BRYANT, RE
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (01) : 94 - 102
[30] AN INCREMENTAL ZERO INTEGER DELAY SWITCH-LEVEL SIMULATION ENVIRONMENT
JONES, LG
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (09) : 1131 - 1139

← 1 2 3 4 5 →