IMPROVING THE PERFORMANCE OF A SWITCH-LEVEL SIMULATOR TARGETED FOR A LOGIC SIMULATION MACHINE

被引：4

作者：

SPILLINGER, I ^{[1
]}

SILBERMAN, GM ^{[1
]}

机构：

[1] TECHNION ISRAEL INST TECHNOL,DEPT COMP SCI,IL-32000 HAIFA,ISRAEL

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1986年 / 5卷 / 03期

关键词：

D O I：

10.1109/TCAD.1986.1270208

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：396 / 404

页数：9

共 50 条

[31] Waveform approximation technique for CMOS gates in the switch-level timing simulator BTS
Chang, ML
Wang, JH
Yih, SJ
Feng, WS
JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 1998, 21 (03) : 255 - 268
[32] Waveform approximation technique for CMOS gates in the switch-level timing simulator BTS
Natl Taiwan Univ, Taipei, Taiwan
J Chin Inst Eng Trans Chin Inst Eng Ser A, 3 (255-268):
[33] A CACHE-BASED METHOD FOR ACCELERATING SWITCH-LEVEL SIMULATION
JONES, LG
BLAAUW, DT
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (02) : 211 - 218
[34] CMOS circuit verification with symbolic switch-level timing simulation
McDonald, CB
Bryant, RE
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) : 458 - 474
[35] A multidimensional study on the feasibility of parallel switch-level circuit simulation
Chen, YA
Jha, V
Bagrodia, R
11TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, 1997, : 46 - 54
[36] Switch-level differential fault simulation of MOS VLSI circuits
Vandris, E
Sobelman, G
VLSI DESIGN, 1996, 4 (03) : 217 - 229
[37] Switch-level VLSI quasistatic simulation methods: Comparative accuracy of models
Zolotorevich, LA
Yukhnevich, DI
AUTOMATION AND REMOTE CONTROL, 1998, 59 (09) : 1308 - 1316
[38] A fault model for switch-level simulation of gate-to-drain shorts
Dahlgren, P
Liden, P
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 414 - 421
[39] ALGORITHMIC ASPECTS OF MOS VLSI SWITCH-LEVEL SIMULATION WITH RACE DETECTION
RAMACHANDRAN, V
IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (05) : 462 - 475
[40] ACTIVE TIMING MULTILEVEL FAULT-SIMULATION WITH SWITCH-LEVEL ACCURACY
MEYER, W
CAMPOSANO, R
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (10) : 1241 - 1256

← 1 2 3 4 5 →