ANALYZING MULTIPLE FAULTS IN SYNCHRONOUS SEQUENTIAL-CIRCUITS BY BOOLEAN DIFFERENCE TECHNIQUES

被引：0

作者：

DAS, SR

NAYAK, AR

NGUYEN, T

机构：

[1] Department of Electrical Engineering, University of Ottawa, Ottawa, ON

[2] Department of Systems and Computer Engineering, Carleton University, Ottawa, ON

[3] Department of Electrical Engineering, University of Ottawa, Ottawa, ON

来源：

CYBERNETICS AND SYSTEMS | 1990年 / 21卷 / 04期

关键词：

D O I：

10.1080/01969729008902253

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The Boolean difference is a mathematical concept that has proved its usefulness in the study of single and multiple “stuck-at" faults in combinational circuits. Goldstein has extended his tool of analysis to cover the multiple stuck-at faults Asynchronous sequential circuits. In this paper, modifications to Goldstein's paper are presented, together with a new method for deriving the required shortest test sequence to detect a specified multiple fault. © 1990 Taylor & Francis Group, LLC.

引用

页码：461 / 474

页数：14

共 50 条

[31] 3-VALUED TRACE-BASED FAULT SIMULATION OF SYNCHRONOUS SEQUENTIAL-CIRCUITS
SONG, OY
MENON, PR
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (09) : 1419 - 1424
[32] EFFICIENT SENSITIZATION OF MULTI-BIT-PATHS FOR TESTING EMBEDDED MODULES IN SYNCHRONOUS SEQUENTIAL-CIRCUITS
KEUTNER, K
TRISCHLER, E
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (01): : 45 - 58
[33] New procedures for identifying undetectable and redundant faults in synchronous sequential circuits
Reddy, Sudhakar M.
Pomeranz, Irith
Lin, Xijiang
Basturkmen, Nadir Z.
Proceedings of the IEEE VLSI Test Symposium, 1999, : 275 - 281
[34] Procedures for identifying untestable and redundant transition faults in synchronous sequential circuits
Chen, G
Reddy, SA
Pomeranz, I
21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 36 - 41
[35] An algorithmic test generation method for crosstalk faults in synchronous sequential circuits
Itazaki, N
Matsumoto, Y
Kinoshita, K
SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 22 - 27
[36] New procedures for identifying undetectable and redundant faults in synchronous sequential circuits
Reddy, SM
Pomeranz, I
Lin, XJ
Basturkmen, NZ
17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 275 - 281
[37] SPADES-ACE - A SIMULATOR FOR PATH DELAY FAULTS IN SEQUENTIAL-CIRCUITS WITH EXTENSIONS TO ARBITRARY CLOCKING SCHEMES
POMERANZ, I
REDDY, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (02) : 251 - 263
[38] MULTIPLE FAULT ANALYSIS IN COMBINATIONAL CIRCUITS BY MEANS OF BOOLEAN DIFFERENCE
DAS, SR
SRIMANI, PK
DATTA, CR
PROCEEDINGS OF THE IEEE, 1976, 64 (09) : 1447 - 1449
[39] Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach
Miskov-Zivanov, Natasa
Marculescu, Diana
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (10) : 1614 - 1627
[40] A method for reducing the target fault list of crosstalk faults in synchronous sequential circuits
Takahashi, H
Keller, KJ
Le, KT
Saluja, KK
Takamatsu, Y
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 252 - 263

← 1 2 3 4 5 →