SEU CHARACTERIZATION OF A HARDENED CMOS 64K AND 256K-SRAM

被引：31
|
作者：
SEXTON, FW
FU, JS
KOHLER, RA
KOGA, R
机构：
[1] AT&T BELL LABS,ALLENTOWN,PA 18103
[2] AEROSPACE CORP,LOS ANGELES,CA 90009
来源：
IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 1989年 / 36卷 / 06期
关键词：
D O I：
10.1109/23.45441
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：2311 / 2317
页数：7
相关论文
共 50 条
  • [41] INMOS ENTERS THE 64K RAM RACE
    NORMAN, C
    SCIENCE, 1981, 212 (4495) : 642 - 644
  • [42] A 80NS 64K DRAM
    MOHSEN, A
    MADLAND, P
    SIMONSEN, C
    HAMDY, E
    KING, G
    MCCOLLUM, J
    WOOD, A
    ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 102 - &
  • [43] 64K CHIP LOOMS AS IBM LANDMARK
    不详
    DATA MANAGEMENT, 1979, 17 (01): : 26 - 27
  • [44] A BATTERY BACKUP 64K CMOS RAM WITH DOUBLE-LEVEL ALUMINUM TECHNOLOGY
    WATANABE, T
    HAYASI, M
    SASAKI, I
    AKATSUKA, Y
    TSUJIDE, T
    YAMAMOTO, H
    KUDOH, O
    TAKAHASHI, S
    HARA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) : 494 - 498
  • [45] Design and Characterization of SEU Hardened Circuits for SRAM-Based FPGA
    Li, Tianwen
    Liu, Hongjin
    Yang, Haigang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (06) : 1276 - 1283
  • [46] A 10-MU-W STANDBY POWER 256K CMOS SRAM
    KOBAYASHI, Y
    EGUCHI, H
    KUDOH, O
    HARA, T
    OOKA, H
    SASAKI, I
    ANDOH, M
    TAMEDA, M
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 60 - 61
  • [47] 10微瓦维持功耗的256k CMOS SRAM
    Yasuo Kobayashi
    Hirotsugu Eguchi
    涂继芸
    微电子学, 1985, (Z1) : 204 - 206
  • [48] A 256K CMOS SRAM WITH VARIABLE IMPEDANCE DATA-LINE LOADS
    YAMAMOTO, S
    TANIMURA, N
    NAGASAWA, K
    MEGURO, S
    YASUI, T
    MINATO, O
    MASUHARA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) : 924 - 928
  • [49] A 10-MU W STANDBY POWER 256K CMOS SRAM
    KOBAYASHI, Y
    EGUCHI, H
    KUDOH, O
    HARA, T
    OOKA, H
    SASAKI, I
    ANDOH, M
    TAMEDA, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) : 935 - 940
  • [50] SIMULATED SEU HARDENED SCALED CMOS SRAM CELL DESIGN USING GATED RESISTORS
    ROCKETT, LR
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1992, 39 (05) : 1532 - 1541
12345