ANALYSIS OF THE HOLDING CURRENT IN CMOS LATCH-UP

被引：1
|
作者：
MATINO, H
机构：
来源：
IBM JOURNAL OF RESEARCH AND DEVELOPMENT | 1985年 / 29卷 / 06期
关键词：
SEMICONDUCTOR DEVICES; MOS;
D O I：
10.1147/rd.296.0588
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The holding current in CMOS latch-up with or without well and/or substrate bias has been examined. Measurements indicate that the holding current increases significantly with reverse bias and low shunting base resistance. It is shown that a previous equation for the holding current is inaccurate, and a new equation for holding current with bias is presented.
引用
收藏
页码：588 / 592
页数：5
相关论文
共 50 条
  • [41] A study of CMOS device latch-up model with transient radiation
    Jeong, Sang-Hun
    Lee, Nam-Ho
    Lee, Min-Su
    Cho, Seong-Ik
    Transactions of the Korean Institute of Electrical Engineers, 2012, 61 (03): : 422 - 426
  • [42] HYSTERESIS CYCLE IN THE LATCH-UP CHARACTERISTIC OF WIDE CMOS STRUCTURES
    SELMI, L
    SANGIORGI, E
    CRISENZA, G
    RE, D
    RICCO, B
    IEEE ELECTRON DEVICE LETTERS, 1988, 9 (05) : 214 - 216
  • [43] A STRUCTURE-ORIENTED MODEL FOR DETERMINING THE SUBSTRATE SPREADING RESISTANCE IN BULK CMOS LATCH-UP PATHS AND ITS APPLICATION IN HOLDING CURRENT PREDICTION
    CHEN, MJ
    WU, CY
    SOLID-STATE ELECTRONICS, 1985, 28 (09) : 855 - 866
  • [44] RADIATION-INDUCED LATCH-UP MODELING OF CMOS ICS
    HOSPELHORN, RL
    SHAFER, BD
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1987, 34 (06) : 1396 - 1401
  • [45] TWO-DIMENSIONAL SIMULATION OF LATCH-UP IN CMOS STRUCTURE
    HU, GJ
    PINTO, MR
    KORDIC, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (10) : 1695 - 1695
  • [46] TECHNIQUES FOR LATCH-UP ANALYSIS IN CMOS ICS BASED ON SCANNING ELECTRON-MICROSCOPY
    CANALI, C
    GIANNINI, M
    ZANONI, E
    MICROELECTRONICS AND RELIABILITY, 1988, 28 (01): : 119 - 161
  • [47] AN EFFICIENT METHOD FOR CALCULATING THE DC TRIGGERING CURRENTS IN CMOS LATCH-UP
    CHEN, MJ
    WU, CY
    SOLID-STATE ELECTRONICS, 1986, 29 (05) : 551 - 554
  • [48] ANOMALOUS LATCH-UP BEHAVIOR OF CMOS AT LIQUID-HELIUM TEMPERATURES
    DEFERM, L
    SIMOEN, E
    DIERICKX, B
    CLAEYS, C
    CRYOGENICS, 1990, 30 (12) : 1051 - 1055
  • [49] Latch-up in 65nm CMOS technology: A scaling perspective
    Boselli, G
    Reddy, V
    Duvvury, C
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 137 - 144
  • [50] Research on Single Event Latch-up Effect of CMOS based on TCAD
    Jiang, Maogong
    Fu, Guicui
    Wan, Bo
    Jia, Meisi
    Qiu, Yao
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON RELIABILITY SYSTEMS ENGINEERING (ICRSE 2017), 2017,
12345