A BUILT-IN SELF TEST TECHNIQUE FOR DIGITAL CIRCUITS

被引:0
|
作者
FASANG, PP
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:65 / 68
页数:4
相关论文
共 50 条
  • [21] Implementing built-in self-test environment for cores-based digital circuits with Verilog HDL
    Das, Sunil R.
    Jin, Liwu
    Assaf, Mansour H.
    Biswas, Satyendra N.
    Petriu, Emil M.
    WORLD JOURNAL OF ENGINEERING, 2012, 9 (06) : 519 - 528
  • [22] On the design of built-in self-test circuits in FCT6
    Wang, Wei
    Gao, Deyuan
    Mou, Chengyu
    Zheng, Shengbing
    Fan, Xiaoya
    2000, NPU, China (18):
  • [23] Unified built-in self-test for fully differential analog circuits
    Mir, S
    Lubaszewski, M
    Courtois, B
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (1-2): : 135 - 151
  • [24] A built-in self-test method for diagnosis of synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 290 - 296
  • [25] Built-in self testing of sequential circuits using precomputed test sets
    Iyengar, V
    Chakrabarty, K
    Murray, BT
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 418 - 423
  • [26] BUILT-IN SELF-TEST STRUCTURE FOR MIXED-MODE CIRCUITS
    WURTZ, LT
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1993, 42 (01) : 25 - 29
  • [27] Time-Based All-Digital Technique for Analog Built-in Self-Test
    Vasudevamurthy, Rajath
    Das, Pratap Kumar
    Amrutur, Bharadwaj
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (02) : 334 - 342
  • [28] Built-in self-test scheme for IIR digital filter
    Yang Decai
    Chen Guangju
    Xie Yongle
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL I, 2007, : 349 - 352
  • [29] Multiple paths sensitization of Digital Oscillation Built-In Self Test
    Dufaza, Christian
    Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 166 - 174
  • [30] Novel technique for built-in self-test of FPGA interconnects
    Sun, XL
    Xu, J
    Chan, B
    Trouborst, P
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 795 - 803