A BUILT-IN SELF TEST TECHNIQUE FOR DIGITAL CIRCUITS

被引：0
|
作者：
FASANG, PP
机构：
来源：
SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS | 1982年 / 11卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：65 / 68
页数：4
相关论文
共 50 条
  • [1] Digital components for Built-In Self-Test of analog circuits
    Stroud, C
    Karunaratna, P
    Bradley, E
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 47 - 51
  • [2] BUILT-IN SELF-TEST FOR DIGITAL INTEGRATED-CIRCUITS
    AGRAWAL, VD
    LIN, CJ
    RUTKOWSKI, PW
    WU, SL
    ZORIAN, Y
    AT&T TECHNICAL JOURNAL, 1994, 73 (02): : 30 - 39
  • [3] A Built-In Self-Test (BIST) Technique for Single-Event Testing in Digital Circuits
    Balasubramanian, Anitha
    Bhuva, B. L.
    Massengill, L. W.
    Narasimham, B.
    Shuler, R. L.
    Loveless, T. D.
    Holman, W. Timothy
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2008, 55 (06) : 3130 - 3135
  • [4] Improved built-in self-test of sequential circuits
    Jabbari, Hosna
    Muzio, Jon C.
    Sun, Lin
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 78 - 81
  • [5] CELLULAR AUTOMATA CIRCUITS FOR BUILT-IN SELF-TEST
    HORTENSIUS, PD
    MCLEOD, RD
    PODAIMA, BW
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 389 - 405
  • [6] Hybrid Built-In Self Test (BIST) for Sequential Circuits
    Bin A'ain, Abu Khari
    Amin, Muhamad Ridzuan Bin Radin Muhamad
    Adnan, Mahmud
    2009 CONFERENCE ON INNOVATIVE TECHNOLOGIES IN INTELLIGENT SYSTEMS AND INDUSTRIAL APPLICATIONS, 2009, : 236 - +
  • [7] BUILT-IN SELF-TEST OF DIGITAL DECIMATORS
    ADHAM, S
    KASSAB, M
    RAJSKI, J
    TYSZER, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (07): : 486 - 492
  • [8] LOCST - A BUILT-IN SELF-TEST TECHNIQUE
    LEBLANC, JJ
    IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (04): : 45 - 52
  • [9] Designing built-in self-test circuits for embedded memories test
    Park, S
    Lee, K
    Im, C
    Kwak, N
    Kim, K
    Choi, Y
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 315 - 318
  • [10] A DIGITAL POLARITY CORRELATOR WITH BUILT-IN SELF TEST AND SELF REPAIR
    BLACKLEY, WS
    JACK, MA
    JORDAN, JR
    IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (02): : 42 - 49
12345