VLSI ARCHITECTURES FOR COMPUTING MULTIPLICATIONS AND INVERSES IN GF (2M)

被引：0
|
作者：
WANG, CC
TRUONG, TK
SHAO, HM
DEUTSCH, LJ
OMURA, JK
REED, IS
机构：
[1] UNIV CALIF LOS ANGELES,SCH ENGN & APPL SCI,DEPT ELECT ENGN,LOS ANGELES,CA 90024
[2] UNIV SO CALIF,SCH ENGN,DEPT ELECT ENGN,LOS ANGELES,CA 90089
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1985年 / 34卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：709 / 717
页数：9
相关论文
共 50 条
  • [41] Improved VLSI designs for multiplication and inversion in GF(2M) over normal bases
    Gao, LJ
    Sobelman, GE
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 97 - 101
  • [42] High-speed VLSI design for montgomery inverse over GF(2m)
    Chen, JH
    Shieh, MD
    Wu, CM
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 25 - 28
  • [43] A SYSTOLIC ARCHITECTURE FOR COMPUTING INVERSES AND DIVISIONS IN FINITE-FIELDS GF(2(M))
    WANG, CL
    LIN, JL
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (09) : 1141 - 1146
  • [44] Scalable and systolic architecture for computing double exponentiation over GF(2m)
    Lee, Chiou-Yng
    Lin, Jim-Min
    Chiou, Che Wun
    ACTA APPLICANDAE MATHEMATICAE, 2006, 93 (1-3) : 161 - 178
  • [45] Scalable and Systolic Architecture for Computing Double Exponentiation Over GF(2m)
    Chiou-Yng Lee
    Jim-Min Lin
    Che Wun Chiou
    Acta Applicandae Mathematica, 2006, 93 : 161 - 178
  • [46] A Low-Delay Common Subexpression Elimination Algorithm for Constant Matrix Multiplications over GF(2m)
    Zhang, Xiaoqiang
    Wu, Ning
    Lan, Lidong
    Liu, Yaoping
    PROCEEDINGS OF THE 2015 10TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, 2015, : 416 - 421
  • [47] Systolic architectures for inversion/division using AB2 circuits in GF(2m)
    Kim, NY
    Yoo, KY
    INTEGRATION-THE VLSI JOURNAL, 2003, 35 (01) : 11 - 24
  • [48] POLYNOMIAL FACTORIZATION IN GF(2M)
    BOUTROS, YZ
    FIANI, GP
    LOOKA, ES
    ENGINEERING FRACTURE MECHANICS, 1994, 47 (03) : 451 - 455
  • [49] VLSI architectures for multiplication in GF(2(m)) for application tailored digital signal processors
    Drescher, W
    Fettweis, G
    VLSI SIGNAL PROCESSING, IX, 1996, : 55 - 64
  • [50] DIVISION OVER GF(2M)
    FENN, STJ
    TAYLOR, D
    BENAISSA, M
    ELECTRONICS LETTERS, 1992, 28 (24) : 2259 - 2261
12345