VLSI ARCHITECTURES FOR COMPUTING MULTIPLICATIONS AND INVERSES IN GF (2M)

被引：0

作者：

WANG, CC

TRUONG, TK

SHAO, HM

DEUTSCH, LJ

OMURA, JK

REED, IS

机构：

[1] UNIV CALIF LOS ANGELES,SCH ENGN & APPL SCI,DEPT ELECT ENGN,LOS ANGELES,CA 90024

[2] UNIV SO CALIF,SCH ENGN,DEPT ELECT ENGN,LOS ANGELES,CA 90089

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1985年 / 34卷 / 08期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：709 / 717

页数：9

共 50 条

[21] A Unified VLSI Architecture for Addition and Multiplication in GF(2m)
Andronic, C.
Chiper, D. F.
2015 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS), 2015,
[22] A fast kernel for unifying GF(p) and GF(2m) montgomery multiplications in a scalable pipelined architecture
Satzoda, Ravi Kumar
Chang, Chip-Hong
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3378 - +
[23] High-performance computing VLSI system for bit-parallel exponentiation in GF(2m)
Han, Y.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (03) : 287 - 299
[24] A VLSI DESIGN FOR COMPUTING EXPONENTIATIONS IN GF(2M) AND ITS APPLICATION TO GENERATE PSEUDORANDOM NUMBER SEQUENCES
WANG, CC
PEI, D
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (02) : 258 - 262
[25] New systolic architectures for inversion and division in GF(2m)
Yan, ZY
Sarwate, DV
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (11) : 1514 - 1519
[26] Hardware architectures for the Tate pairing over GF(2m)
Keller, Maurice
Ronan, Robert
Marnane, William
Murphy, Colin
COMPUTERS & ELECTRICAL ENGINEERING, 2007, 33 (5-6) : 392 - 406
[27] VLSI architectures for high-speed m-bit parallel inversion in GF(2m) over standard basis
Choi, S
Kim, K
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (11) : 2468 - 2478
[28] Novel algorithms and VLSI design for division over GF(2m)
Wu, CH
Wu, CM
Shieh, MD
Hwang, YT
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (05): : 1129 - 1139
[29] Design of reconfigurable VLSI architecture for hybrid arithmetic in GF(2m)
Zhang, CN
Li, H
COMPUTER JOURNAL, 2003, 46 (04): : 449 - 460
[30] An architecture for computing Zech's logarithms in GF(2m)
Assis, FM
Pedreira, CE
IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (05) : 519 - 524

← 1 2 3 4 5 →