VLSI ARCHITECTURES FOR COMPUTING MULTIPLICATIONS AND INVERSES IN GF (2M)

被引：0
|
作者：
WANG, CC
TRUONG, TK
SHAO, HM
DEUTSCH, LJ
OMURA, JK
REED, IS
机构：
[1] UNIV CALIF LOS ANGELES,SCH ENGN & APPL SCI,DEPT ELECT ENGN,LOS ANGELES,CA 90024
[2] UNIV SO CALIF,SCH ENGN,DEPT ELECT ENGN,LOS ANGELES,CA 90089
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1985年 / 34卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：709 / 717
页数：9
相关论文
共 50 条
  • [31] VLSI DESIGNS FOR MULTIPLICATION OVER FINITE-FIELDS GF(2M)
    MASTROVITO, ED
    LECTURE NOTES IN COMPUTER SCIENCE, 1989, 357 : 297 - 309
  • [32] Universal VLSI architecture for bit-parallel computation in GF(2m)
    Lin, CC
    Chang, FK
    Chang, HC
    Lee, CY
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 125 - 128
  • [33] SYSTOLIC ARCHITECTURES FOR MULTIPLICATION OVER FINITE-FIELD GF(2M)
    DIAB, M
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 508 : 327 - 340
  • [34] Area-efficient systolic architectures for inversions over GF(2m)
    Yan, ZY
    Sarwate, DV
    Liu, ZZ
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5838 - 5841
  • [35] Compact FPGA-based hardware architectures for GF(2m) multipliers
    Morales-Sandoval, Miguel
    Diaz-Perez, Arturo
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 649 - 652
  • [36] Bit-serial AOP arithmetic architectures over GF(2m)
    Kim, HS
    Yoo, KY
    INFRASTRUCTURE SECURITY, PROCEEDINGS, 2002, 2437 : 303 - 313
  • [37] Flexible GF(2m) arithmetic architectures for subword parallel processing ASIPs
    Lim, W. M.
    Benaissa, M.
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (05): : 291 - 301
  • [38] Digit-serial systolic architectures for inversions over GF (2m)
    Yan, Zhiyuan
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 77 - 82
  • [39] Bit-Parallel Systolic Architecture for AB and AB2 Multiplications over GF(2m)
    Kim K.-W.
    IEICE Transactions on Electronics, 2022, E105.C (05) : 203 - 206
  • [40] A VLSI algorithm for division in GF(2m) based on extended binary GCD algorithm
    Watanabe, Y
    Takagi, N
    Takagi, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (05) : 994 - 999
12345