SUPPRESSION OF BORON PENETRATION IN P+ POLYSILICON GATE P-MOSFETS USING LOW-TEMPERATURE GATE-OXIDE N2O ANNEAL

被引：74

作者：

MA, ZJ ^{[1
]}

CHEN, JC ^{[1
]}

LIU, ZH ^{[1
]}

KRICK, JT ^{[1
]}

CHENG, YC ^{[1
]}

HU, C ^{[1
]}

KO, PK ^{[1
]}

机构：

[1] CITY POLYTECH HONG KONG,HONG KONG,HONG KONG

来源：

IEEE ELECTRON DEVICE LETTERS | 1994年 / 15卷 / 03期

关键词：

D O I：

10.1109/55.285386

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

It has been reported that high-temperature (similar to 1100 degrees C) N2O-annealed oxide can block boron penetration from poly-Si gates to the silicon substrate. However, this high-temperature step may be inappropriate for the low thermal budgets required of deep-submicron ULSI MOSFET's. In this study, we show that low-temperature (900 similar to 950 degrees C) N2O-annealed gate oxide is also a good barrier to boron penetration. For the first time, the change in channel doping profile due to compensation of arsenic and boron ionized impurities was resolved using MOS C-V measurement techniques. It was found that the higher the nitrogen concentration incorporated at Si/SiO2 interface, the more effective is the suppression of boron penetration. The experimental results also suggest that, for 60 similar to 110 Angstrom gate oxides, a certain amount of nitrogen (similar to 2.2%) incorporated near the Si/SiO2 interface is essential to effectively prevent boron diffusing into the underlying silicon substrate.

引用

页码：109 / 111

页数：3

共 50 条

[21] A comparison of wave-function penetration effects on gate capacitance in deep submicron n- and p-MOSFETs
Haque, A
Kauser, MZ
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (09) : 1580 - 1587
[22] Polysilicon TFTs for AMLCD applications with gate oxides grown in a low temperature N2O plasma
Howell, RS
Kaluri, SR
Hatalis, MK
Hess, DW
ACTIVE MATRIX LIQUID CRYSTAL DISPLAYS TECHNOLOGY AND APPLICATIONS, 1997, 3014 : 170 - 175
[23] Improvement of reliability of metal-oxide semiconductor field-effect transistors with N2O nitrided gate oxide and N2O polysilicon gate reoxidation
Lai, CS
Chao, TS
Lei, TF
Lee, CL
Huang, TY
Chang, CY
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (10): : 5507 - 5509
[24] Improvement of reliability of metal-oxide semiconductor field-effect transistors with N2O nitrided gate oxide and N2O polysilicon gate reoxidation
Lai, Chao Sung
Chao, Tien Sheng
Lei, Tan Fu
Lee, Chung Len
Huang, Tiao Yuan
Chang, Chun Yen
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1998, 37 (10): : 5507 - 5509
[25] Suppression of boron penetration in P-channel MOSFETs using polycrystalline Si1-x-yGexCy gate layers
Stewart, EJ
Carroll, MS
Sturm, JC
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (12) : 574 - 576
[26] IMPROVED HOT-CARRIER IMMUNITY OF P-MOSFETS WITH 8NM THICK NITRIDED GATE-OXIDE DURING BIDIRECTIONAL STRESSING
BRAVAIX, A
VUILLAUME, D
GOGUENHEIM, D
DORVAL, D
HAOND, M
MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 273 - 276
[27] Impact of boron penetration at the p(+)-poly/gate-oxide interface on the device reliability of deep submicron CMOS logic technology
Nayak, DK
Hao, MY
Rakkhit, R
1996 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 1996, : 116 - 118
[28] Suppression of boron penetration in P+-poly-SiGe gate p-channel metal-oxide-semiconductor field-effect transistor using NH3-nitrided and N2O-grown gate oxides
Yang, WL
Chao, TS
Lai, KH
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (11A): : 7462 - 7463
[29] SUPPRESSION OF BORON PENETRATION IN BF2-IMPLANTED P-TYPE GATE MOSFET BY TRAPPING OF FLUORINES IN AMORPHOUS GATE
LIN, CY
CHANG, CY
HSU, CCH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (08) : 1503 - 1509
[30] LOW-TEMPERATURE FURNACE-GROWN REOXIDIZED NITRIDED OXIDE GATE DIELECTRICS AS A BARRIER TO BORON PENETRATION
FANG, H
KRISCH, KS
GROSS, BJ
SODINI, CG
CHUNG, J
ANTONIADIS, DA
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (04) : 217 - 219

← 1 2 3 4 5 →