CAMELEON - A PROCESS-TOLERANT SYMBOLIC LAYOUT SYSTEM

被引：6
|
作者：
CROES, K [1 ]
DEMAN, HJ [1 ]
SIX, P [1 ]
机构：
[1] CATHOLIC UNIV LEUVEN,ESAT LAB,B-3030 HEVERLE,BELGIUM
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1988年 / 23卷 / 03期
关键词：
CAMELEON - PROCESS TOLERANT SYSTEM - SYMBOLIC LAYOUT SYSTEM;
D O I：
10.1109/4.309
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：705 / 713
页数：9
相关论文
共 50 条
  • [21] A process-tolerant out-of-band blocker rejection technique for SAW-less receivers
    Abouzied, Mohamed
    Osman, Hatem
    Emira, Ahmed
    Mohieldin, Ahmed N.
    MICROELECTRONICS JOURNAL, 2014, 45 (03) : 297 - 310
  • [22] Material- and Process-Tolerant High-Efficiency Solar Cells With Dynamic Recovery of Performance
    Chatterji, Nithin
    Bhatia, Swasti
    Kumar, Anil
    Antony, Aldrin
    Nair, Pradeep R.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) : 1676 - 1681
  • [23] A HIERARCHICAL GRAPH ORIENTED COMPACTION SYSTEM FOR SYMBOLIC LAYOUT
    DELANGE, JSJ
    DELANGE, AAJ
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 57 - 60
  • [24] SYMBOLIC LAYOUT SYSTEM SPEEDS MASK DESIGN FOR ICS
    LARSEN, RP
    ELECTRONICS, 1978, 51 (15): : 125 - 128
  • [25] SYMBOLIC LAYOUT SYSTEM - APPLICATION RESULTS AND FUNCTIONAL IMPROVEMENTS
    TERAI, M
    AJIOKA, Y
    NODA, T
    OZAKI, M
    UMEKI, T
    SATO, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (03) : 346 - 354
  • [26] Process-tolerant pressureless-sintered silicon carbide ceramics with alumina-yttria-calcia-strontia
    Seo, Yu-Kwang
    Eom, Jung-Hye
    Kim, Young-Wook
    JOURNAL OF THE EUROPEAN CERAMIC SOCIETY, 2018, 38 (02) : 445 - 452
  • [27] A Process-Tolerant, Low-Voltage, Inverter-Based OTA for Continuous-Time Σ-Δ ADC
    Ismail, Ayman
    Mostafa, Islam
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (09) : 2911 - 2917
  • [28] A 2.4-3.0GHz Process-Tolerant Sub-Sampling PLL With Loop Bandwidth Calibration
    Lu, Yong-Ru
    Liu, Shen-Iuan
    Yang, Yu-Che
    Kang, Han-Chang
    Chen, Chih-Lung
    Chan, Ka-Un
    Lin, Ying-Hsi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (03) : 873 - 877
  • [29] SLS - AN ADVANCED SYMBOLIC LAYOUT SYSTEM FOR BIPOLAR AND FET DESIGN
    POSLUSZNY, SD
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (04) : 450 - 458
  • [30] A HIERARCHICAL CONSTRAINT GRAPH GENERATION AND COMPACTION SYSTEM FOR SYMBOLIC LAYOUT
    DELANGE, AAJ
    DELANGE, JSJ
    VINK, JF
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 532 - 535
12345