A 2.4-3.0GHz Process-Tolerant Sub-Sampling PLL With Loop Bandwidth Calibration

被引：8

作者：

Lu, Yong-Ru ^{[1
,2
]}

Liu, Shen-Iuan ^{[1
,2
]}

Yang, Yu-Che ^{[3
]}

Kang, Han-Chang ^{[3
]}

Chen, Chih-Lung ^{[3
]}

Chan, Ka-Un ^{[3
]}

Lin, Ying-Hsi ^{[3
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei, Taiwan

[2] Natl Taiwan Univ, Dept Elect Engn, Taipei, Taiwan

[3] Realtek Semicond Corp, Res & Dev Ctr, Hsinchu 30010, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2021年 / 68卷 / 03期

关键词：

Loop bandwidth calibration; phase-locked loop; sub-sampling phase detector; pulse width; slew rate;

D O I：

10.1109/TCSII.2020.3022833

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A sub-sampling phase-locked loop (SSPLL) with loop bandwidth calibration is presented. By using a sub-sampling phase detector with gain calibration and a pulse width control circuit, the loop bandwidth deviation of the SSPLL can be reduced. This SSPLL is fabricated in a 40 nm CMOS process and its core area is 0.15mm(2). The power consumption of the SSPLL is 5.81mW from a supply of 1.1V. The reference frequency is 75 MHz and the output frequency range of the SSPLL is 2.4 similar to 3.0GHz. The measured rms jitter is 2.02ps at the output frequency of 3.0GHz. With the calibration, the largest loop bandwidth deviation from 3.5MHz among five samples is reduced from -71.4% to -18.5% at 3.0GHz.

引用

页码：873 / 877

页数：5

共 50 条

[1] A 2.4-GHz 16-Phase Sub-Sampling Fractional-N PLL With Robust Soft Loop Switching
Liao, Dongyi
Dai, Fa Foster
Nauta, Bram
Klumperink, Eric A. M.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (03) : 715 - 727
[2] A 2.4 GHz CMOS sub-sampling mixer with integrated, filtering
Pekau, H
Haslett, JW
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2159 - 2166
[3] A 2.4GHz enhanced CMOS sub-sampling mixer
Hamed, Ahmed
Sharaf, Khaled
2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 41 - +
[4] A 59.6fsrms Jitter Sub-Sampling PLL With Foreground Open-Loop Gain Calibration
Yen, Yu-Chi
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2025, 72 (01) : 73 - 77
[5] A Compact 20-24-GHz Sub-Sampling PLL With Charge-Domain Bandwidth Control Scheme
Wang, Li
Liu, Zilu
Ma, Ruitao
Yue, C. Patrick
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2025, 60 (03) : 768 - 784
[6] A 2.4-GHz Ring-VCO-Based Sub-Sampling PLL With a-70-dBc Reference Spur by Adopting a Capacitor-Multiplier-Based Sub-Sampling DLL
Yang, Teng-Shen
Hsieh, Huai-Yuan
Lu, Liang-Hung
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (09) : 3545 - 3556
[7] A Sub-mW 2.4-GHz Active-Mixer-Adopted Sub-Sampling PLL Achieving an FoM of-256 dB
Lee, Dhon-Gue
Mercier, Patrick P.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (06) : 1542 - 1552
[8] A 60-GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD
Siriburanon, Teerachot
Ueno, Tomohiro
Kimura, Kento
Kondo, Satoshi
Deng, Wei
Okada, Kenichi
Matsuzawa, Akira
2014 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2014, : 708 - 710
[9] A 2.4-GHz Sub-Sampling PLL With an Adaptive and No Power Contribution FLL Achieving 103.58 fs rms Jitter and-257.8 dB FOM
Ji, Shujiang
Wang, Yizhuo
Zhao, Yuxiao
Gao, Haoyuan
Mao, Yiyun
Lin, Xinyi
Lai, Sijia
Min, Hao
Yan, Na
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2022, 32 (05) : 403 - 405
[10] A Sub-50-fs RMS Jitter, 103.5-GHz Fundamental-Sampling PLL With an Extended Loop Bandwidth
Bang, Jooeun
Jung, Seohee
Kim, Jaeho
Park, Suneui
Choi, Jaehyouk
IEEE SOLID-STATE CIRCUITS LETTERS, 2023, 6 : 201 - 204

← 1 2 3 4 5 →