A 2.4-3.0GHz Process-Tolerant Sub-Sampling PLL With Loop Bandwidth Calibration

被引：8
|
作者：
Lu, Yong-Ru [1 ,2 ]
Liu, Shen-Iuan [1 ,2 ]
Yang, Yu-Che [3 ]
Kang, Han-Chang [3 ]
Chen, Chih-Lung [3 ]
Chan, Ka-Un [3 ]
Lin, Ying-Hsi [3 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei, Taiwan
[3] Realtek Semicond Corp, Res & Dev Ctr, Hsinchu 30010, Taiwan
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2021年 / 68卷 / 03期
关键词：
Loop bandwidth calibration; phase-locked loop; sub-sampling phase detector; pulse width; slew rate;
D O I：
10.1109/TCSII.2020.3022833
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A sub-sampling phase-locked loop (SSPLL) with loop bandwidth calibration is presented. By using a sub-sampling phase detector with gain calibration and a pulse width control circuit, the loop bandwidth deviation of the SSPLL can be reduced. This SSPLL is fabricated in a 40 nm CMOS process and its core area is 0.15mm(2). The power consumption of the SSPLL is 5.81mW from a supply of 1.1V. The reference frequency is 75 MHz and the output frequency range of the SSPLL is 2.4 similar to 3.0GHz. The measured rms jitter is 2.02ps at the output frequency of 3.0GHz. With the calibration, the largest loop bandwidth deviation from 3.5MHz among five samples is reduced from -71.4% to -18.5% at 3.0GHz.
引用
收藏
页码：873 / 877
页数：5
相关论文
共 50 条
  • [41] A Sub-50fs-Jitter Sub-Sampling PLL with a Harmonic-Enhanced 30-GHz-Fundemental Class-C VCO in 0.18μm SiGe BiCMOS
    Zhang, Yan
    Liang, Chia-Jen
    Chen, Christopher
    Liu, Andrew
    Woo, Jason
    Pamarti, Sudhakar
    Yang, Chih-Kong Ken
    Chang, Mau-Chung Frank
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 435 - 438
  • [42] A 1.9-3.8 GHz ΔΣ Fractional-N PLL Frequency Synthesizer With Fast Auto-Calibration of Loop Bandwidth and VCO Frequency
    Shin, Jaewook
    Shin, Hyunchol
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (03) : 665 - 675
  • [43] A Divider-less General PLL Lock Assist and Automatic Frequency Calibration System for Millimeter-Wave Sub-Sampling Phase-Locked Loops
    Kurth, Patrick
    Nickel, Philipp
    Hecht, Urs
    Gerfers, Friedel
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [44] A 7.9-14.3GHz-243.3dB FoMT Sub-Sampling PLL with Transformer-Based Dual-Mode VCO in 40nm CMOS
    Wang, Yizhuo
    Zou, Tenghao
    Chen, Bowen
    Ji, Shujiang
    Zhang, Chao
    Yan, Na
    IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021), 2021,
  • [45] A 14 GHz Integer-N Sub-Sampling PLL With RMS-Jitter of 85.4 fs Occupying an Ultra Low Area of 0.0918 mm2
    Kar, Dipan
    Mohapatra, Soumen
    Hoque, Md. Aminul
    Heo, Deukhyoun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (02) : 595 - 605
  • [46] A 29 GHz Sub-Sampling PLL with 25.6-fs-rms RJ based on a Discrete-Time Integrating PD in 45nm RF SOI
    Bindiganavile, Rajath
    Wahid, Asif
    Tajalli, Armin
    2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
  • [47] A 20.8-23.2GHz sub-sampling PLL with transformer-coupled VCO feedback loop achieving-47.05 dBc reference spur and-245.9dB FOM in 40nm CMOS Technology
    Zhang, Zhichao
    Zheng, Wenjie
    Xia, Xinlin
    Wang, Yanjie
    IEICE ELECTRONICS EXPRESS, 2023, 20 (20):
  • [48] A-40-dBc Integrated-Phase-Noise 45-GHz Sub-Sampling PLL with 3.9-dBm Output and 2.1% DC-to-RF Efficiency
    Lee, Sangyeop
    Takano, Kyoya
    Hara, Shinsuke
    Dong, Ruibing
    Amakawa, Shuhei
    Yoshida, Takeshi
    Fujishima, Minoru
    2019 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2019, : 175 - 178
  • [49] A 93.4-to-104.8 GHz 57 mW Fractional-N Cascaded Sub-Sampling PLL with True In-Phase Injection-Coupled QVCO in 65 nm CMOS
    Yi, Xiang
    Liang, Zhipeng
    Feng, Guangyin
    Boon, Chirn Chye
    Meng, Fanyi
    2016 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2016, : 122 - 125
  • [50] A 0.9-2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique
    Zhang, Zhao
    Yang, Jincheng
    Liu, Liyuan
    Feng, Peng
    Liu, Jian
    Wu, Nanjian
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (05) : 933 - 944
12345