A 2.4-3.0GHz Process-Tolerant Sub-Sampling PLL With Loop Bandwidth Calibration

被引：8

作者：

Lu, Yong-Ru ^{[1
,2
]}

Liu, Shen-Iuan ^{[1
,2
]}

Yang, Yu-Che ^{[3
]}

Kang, Han-Chang ^{[3
]}

Chen, Chih-Lung ^{[3
]}

Chan, Ka-Un ^{[3
]}

Lin, Ying-Hsi ^{[3
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei, Taiwan

[2] Natl Taiwan Univ, Dept Elect Engn, Taipei, Taiwan

[3] Realtek Semicond Corp, Res & Dev Ctr, Hsinchu 30010, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2021年 / 68卷 / 03期

关键词：

Loop bandwidth calibration; phase-locked loop; sub-sampling phase detector; pulse width; slew rate;

D O I：

10.1109/TCSII.2020.3022833

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A sub-sampling phase-locked loop (SSPLL) with loop bandwidth calibration is presented. By using a sub-sampling phase detector with gain calibration and a pulse width control circuit, the loop bandwidth deviation of the SSPLL can be reduced. This SSPLL is fabricated in a 40 nm CMOS process and its core area is 0.15mm(2). The power consumption of the SSPLL is 5.81mW from a supply of 1.1V. The reference frequency is 75 MHz and the output frequency range of the SSPLL is 2.4 similar to 3.0GHz. The measured rms jitter is 2.02ps at the output frequency of 3.0GHz. With the calibration, the largest loop bandwidth deviation from 3.5MHz among five samples is reduced from -71.4% to -18.5% at 3.0GHz.

引用

页码：873 / 877

页数：5

共 50 条

[31] A 1.5-GHz Sub-Sampling Fractional-N PLL for Spread-Spectrum Clock Generator in 0.18-μm CMOS
Lin, Chun-Yu
Wang, Tun-Ju
Lin, Tsung-Hsien
2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 253 - 256
[32] A 2.2GHz Sub-Sampling PLL with 0.16psrms Jitter and-125dBc/Hz In-band Phase Noise at 700μW Loop-Components Power
Gao, Xiang
Klumperink, Eric
Socci, Gerard
Bohsali, Mounir
Nauta, Bram
2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2010, : 139 - +
[33] A 0.65V 12-to-16GHz Sub-Sampling PLL with 56.4fsrms Integrated Jitter and-256.4dB FoM
Zhang, Zhao
Zhu, Guang
Yue, C. Patrick
2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 488 - +
[34] A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology
Yi, Xiang
Boon, Chirn Chye
Sun, Junyi
Huang, Nan
Lim, Wei Meng
PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 417 - 420
[35] A 4-GHz Ring-Oscillator-Based Digital Sub-Sampling PLL With Energy-Efficient Dual-Domain Phase Detector
Choi, Yoonjae
Park, Hyunsu
Choi, Jonghyuck
Sim, Jincheol
Kwon, Youngwook
Park, Seungwoo
Sim, Changmin
Kim, Chulwoo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (07) : 2734 - 2743
[36] A 30GHz Digital Sub-Sampling Fractional-N PLL with 198fsrms Jitter in 65nm LP CMOS
Grimaldi, Luigi
Bertulessi, Luca
Karman, Saleh
Cherniak, Dmytro
Garghetti, Alessandro
Samori, Carlo
Lacaita, Andrea L.
Levantino, Salvatore
2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 268 - +
[37] A 0.65-V 12-16-GHz Sub-Sampling PLL With 56.4-fsrms Integrated Jitter and-256.4-dB FoM
Zhang, Zhao
Zhu, Guang
Yue, C. Patrick
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (06) : 1665 - 1683
[38] A 0.0049mm2 2.3GHz Sub-Sampling Ring-Oscillator PLL with Time-Based Loop Filter Achieving-236.2dB Jitter-FOM
Chuang, Jeffrey
Krishnaswamy, Harish
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 328 - 328
[39] A 56 GHz 19 fs RMS-Jitter Sub-Sampling Phase-Locked Loop for 112 Gbit/s Transceivers
Kurth, P.
Misselwitz, K.
Hecht, U.
Gerfers, F.
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[40] A 1-V 5.2-5.7 GHz Low Noise Sub-Sampling Phase Locked Loop in 0.18 μm CMOS
Yang, Jincheng
Zhang, Zhao
Feng, Peng
Liu, Liyuan
Wu, Nanjian
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,

← 1 2 3 4 5 →