SURVEY OF IC LAYOUT SYSTEMS

被引：0
|
作者：
MEYER, EL
机构：
来源：
VLSI SYSTEMS DESIGN | 1987年 / 8卷 / 13期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：63 / &
相关论文
共 50 条
  • [41] ZONE-REFINING TECHNIQUES FOR IC LAYOUT COMPACTION
    SHIN, HC
    SANGIOVANNIVINCENTELLI, AL
    SEQUIN, CH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (02) : 167 - 179
  • [42] Layout Proximity Effects and Modeling Alternatives for IC Designs
    Lin, Xi-Wei
    Moroz, Victor
    IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (02): : 18 - 18
  • [43] GRAPH-OPTIMIZATION TECHNIQUES FOR IC LAYOUT AND COMPACTION
    KEDEM, G
    WATANABE, H
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1984, 3 (01) : 12 - 20
  • [44] Hierarchical design rule checking approach for IC layout
    Shanghai Jiaotong Univ, Shanghai, China
    Shanghai Jiaotong Daxue Xuebao, 1 (12-14, 18):
  • [45] CHIPVIEW - IC LAYOUT EDITING ON A PERSONAL-COMPUTER
    MCCABE, SP
    IEEE CIRCUITS AND DEVICES MAGAZINE, 1989, 5 (02): : 47 - 49
  • [46] Layout generation algorithm for CMOS analog IC cells
    Liang, T
    Syrzycki, M
    UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 653 - 656
  • [47] DATA TRANSFER AND CHIP LAYOUT READY IC FOR PRODUCTION
    RAPPAPORT, A
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1984, 29 (09): : 280 - &
  • [48] Constraints space management for the layout of analog IC's
    Arsintescu, BG
    Otten, RHJM
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 971 - 972
  • [49] Lossless compression algorithm for hierarchical IC layout data
    Gu, Allan
    Zakhor, Avideh
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
  • [50] Location and layout planning: A survey
    Domschke W.
    Krispin G.
    Operations-Research-Spektrum, 1997, 19 (3) : 181 - 194
12345