Constraints space management for the layout of analog IC's

被引:0
|
作者
Arsintescu, BG [1 ]
Otten, RHJM [1 ]
机构
[1] Delft Univ Technol, NL-2628 CD Delft, Netherlands
关键词
D O I
10.1109/DATE.1998.655994
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An automated technique to narrow down the number of parameters for linear constraint transformation models of analog circuits is described. The sets of more important circuit parameters and specifications are confined in an efficient constraint transformation model. The method is based on least square approximation and principal component analysis of the sensitivity matrix of the transformation. The resulting model encompass the constraints confined using designers' expertize for approximated circuit calculations.
引用
收藏
页码:971 / 972
页数:2
相关论文
共 50 条
  • [1] Automation of IC layout with analog constraints
    Malavasi, E
    Charbon, E
    Felt, E
    SangiovanniVincentelli, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (08) : 923 - 942
  • [2] Placement with Symmetry Constraints for Analog IC Layout Design Based on Tree Representation
    Hirakawa, Natsumi
    Fujiyoshi, Kunihiro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (02) : 467 - 474
  • [3] Average Placement Method with Common Centroid Constraints for Analog IC Layout Design
    Fujiyoshi, Kunihiro
    Ue, Keitaro
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 226 - 229
  • [4] Automated Analog IC Design Constraints Generation for a Layout-Aware Sizing Approach
    Ferreira, Andre
    Lourenco, Nuno
    Martins, Ricardo
    Horta, Nuno
    2016 13TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2016,
  • [5] Linear programming-based cell placement with symmetry constraints for analog IC layout
    Koda, Shinichi
    Kodama, Chikaaki
    Fujiyoshi, Kunihiro
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (04) : 659 - 668
  • [6] Analog IC layout joins the automation age
    Computer Design, 1998, 37 (11):
  • [7] Constraints generation for analog circuits layout
    Hao, QS
    Dong, SQ
    Chen, S
    Hong, XL
    Su, Y
    Qu, ZY
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2004, : 1339 - 1343
  • [8] Constraints generation for analog circuits layout
    Hao, QS
    Chen, S
    Hong, XL
    Su, Y
    Dong, SQ
    Qu, ZY
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS - VOL 2: SIGNAL PROCESSING, CIRCUITS AND SYSTEMS, 2004, : 1334 - 1338
  • [9] INALSYS: A layout automation system based on analog layout constraints
    Kim, Y
    Cho, H
    Yoon, K
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1209 - 1212
  • [10] Layout generation algorithm for CMOS analog IC cells
    Liang, T
    Syrzycki, M
    UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 653 - 656