Constraints space management for the layout of analog IC's

被引：0
|
作者：
Arsintescu, BG [1 ]
Otten, RHJM [1 ]
机构：
[1] Delft Univ Technol, NL-2628 CD Delft, Netherlands
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/DATE.1998.655994
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An automated technique to narrow down the number of parameters for linear constraint transformation models of analog circuits is described. The sets of more important circuit parameters and specifications are confined in an efficient constraint transformation model. The method is based on least square approximation and principal component analysis of the sensitivity matrix of the transformation. The resulting model encompass the constraints confined using designers' expertize for approximated circuit calculations.
引用
收藏
页码：971 / 972
页数：2
相关论文
共 50 条
  • [41] BRINGING IC LAYOUT IN HOUSE
    NAPIER, JC
    EDN, 1992, 37 (18) : 108 - &
  • [42] Technology retargeting for IC layout
    Lakos, J
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 460 - 465
  • [43] Testability of IC Layout.
    Barke, Erich
    NTZ. Nachrichtentechnische Zeitschrift, 1981, 34 (11): : 758 - 766
  • [44] MAGICAL: An Open- Source Fully Automated Analog IC Layout System from Netlist to GDSII
    Hoseinghorban, Ali
    Abbasinia, Mohammad
    Paridari, Ali
    Ejlali, Alireza
    IEEE DESIGN & TEST, 2021, 38 (02) : 69 - 77
  • [45] Tutorial and Perspectives on MAGICAL: A Silicon-Proven Open-Source Analog IC Layout System
    Zhu, Keren
    Chen, Hao
    Liu, Mingjie
    Pan, David Z.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (02) : 715 - 720
  • [46] A simulation study of IC layout effects on thermal management of die attached GaAsICs
    Reimer, CJ
    Smy, T
    Walkey, DJ
    Beggs, BC
    Surridge, R
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2000, 23 (02): : 341 - 351
  • [47] Symmetry-Aware Analog Layout Placement Design Handling Substrate-Sharing Constraints
    He, Rui
    Zhang, Lihong
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2398 - 2401
  • [48] Automatic device layout generation for analog layout retargeting
    Hartono, R
    Jangkrajarng, N
    Bhattacharya, S
    Shi, CJR
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 457 - 462
  • [49] Test set selection for structural faults in analog IC's
    Technology CAD Department, Intel Corporation, Santa Clara CA 95052, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 7 (1026-1039):
  • [50] A statistical MOS model for CAD of submicrometer analog IC's
    Crippa, P
    Turchetti, C
    Conti, M
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 901 - 904
12345