Constraints space management for the layout of analog IC's

被引：0
|
作者：
Arsintescu, BG [1 ]
Otten, RHJM [1 ]
机构：
[1] Delft Univ Technol, NL-2628 CD Delft, Netherlands
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/DATE.1998.655994
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An automated technique to narrow down the number of parameters for linear constraint transformation models of analog circuits is described. The sets of more important circuit parameters and specifications are confined in an efficient constraint transformation model. The method is based on least square approximation and principal component analysis of the sensitivity matrix of the transformation. The resulting model encompass the constraints confined using designers' expertize for approximated circuit calculations.
引用
收藏
页码：971 / 972
页数：2
相关论文
共 50 条
  • [31] On the exploration of the solution space in analog placement with symmetry constraints
    Balasa, F
    Maruvada, SC
    Krishnamoorthy, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (02) : 177 - 191
  • [32] Floorplan-aware analog IC sizing and optimization based on topological constraints
    Lourenco, Nuno
    Canelas, Antonio
    Povoa, Ricardo
    Martins, Ricardo
    Horta, Nuno
    INTEGRATION-THE VLSI JOURNAL, 2015, 48 : 183 - 197
  • [33] Hard and Soft Constraints for Multi-objective Analog IC Sizing Optimization
    Lourenco, Nuno
    Martins, Ricardo
    Canelas, Antonio
    Povoa, Ricardo
    Horta, Nuno
    Moutaye, Emanuel
    2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019), 2019, : 285 - 288
  • [34] Stochastic-based placement template generator for analog IC layout-aware synthesis
    Martins, Ricardo
    Lourenco, Nuno
    Canelas, Antonio
    Horta, Nuno
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 485 - 495
  • [35] On-the-fly Exploration of Placement Templates for Analog IC Layout-aware Sizing Methodologies
    Martins, Ricardo
    Canelas, Antonio
    Lourenco, Nuno
    Horta, Nuno
    2016 13TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2016,
  • [36] Schematic Driven Simulation and Layout of complex Photonic IC's
    Lamant, Gilles
    Flueckiger, Jonas
    Villa, Francesc
    Farsaei, Ahmadreza
    Wang, Bowen
    Stoffer, Romeo
    Wang, Xu
    Pond, James
    Korthorst, Twan
    2016 IEEE 13TH INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS (GFP), 2016, : 92 - 93
  • [37] Analog Layout Constraints Resolution and Shape Function Generation using Satisfiability Modulo Theories
    Saif, Sherif M.
    Dessouky, Mohamed
    Abbas, Hazem
    El-Kharashi, M. Watheq
    Nassar, Salwa
    2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,
  • [38] Online Tracking Registration Мethod based on Indoor Space Layout Constraints
    Cao X.
    Wu M.
    Zheng X.
    Zheng H.
    Li Y.
    Zhang A.
    Journal of Geo-Information Science, 2023, 25 (07) : 1418 - 1431
  • [39] The evolution of analog/digital interface in submicron IC's
    Erratico, P
    1997 2ND IEEE-CAS REGION 8 WORKSHOP ON ANALOG AND MIXED IC DESIGN, PROCEEDINGS, 1997, : 1 - 7
  • [40] SURVEY OF IC LAYOUT SYSTEMS
    MEYER, EL
    VLSI SYSTEMS DESIGN, 1987, 8 (13): : 63 - &
12345