SURVEY OF IC LAYOUT SYSTEMS

被引：0

作者：

MEYER, EL

机构：

来源：

VLSI SYSTEMS DESIGN | 1987年 / 8卷 / 13期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：63 / &

共 50 条

[31] SYMBOLIC LAYOUT SOFTWARE ACCELERATES IC DESIGN
LIAO, YZ
CHEN, NP
GAU, T
ELECTRONIC DESIGN, 1986, 34 (13) : 89 - &
[32] SYMBOLIC LAYOUT SPEEDS MOS IC DESIGN
STENGEL, RF
DESIGN NEWS, 1979, 35 (14) : 57 - 58
[33] DETERMINING IC LAYOUT RULES FOR COST MINIMIZATION
RUNG, RD
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (01) : 35 - 43
[34] EXPLOITING DOMAIN KNOWLEDGE IN IC CELL LAYOUT
KIM, JH
MCDERMOTT, J
SIEWIOREK, DP
IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (03): : 52 - 64
[35] Lossless compression algorithms for hierarchical IC layout
Gu, Allan
Zakhor, Avideh
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2008, 21 (02) : 285 - 296
[36] Estimation of the IC layout sensitivity to spot defects
Warsaw Univ of Technology, Warszawa, Poland
Electron Technol (Warsaw), 1 (182-190):
[37] NEW APPROACHES TO IC LAYOUT PRESENTED AT SRC CONFERENCE
CAVIN, RK
IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (03): : 84 - 86
[38] A layout-to-simulation approach for thermal design of IC
Cao, Jiangcheng
Jin, Yufeng
Wang, Wei
PROCEEDINGS OF THE TWENTIETH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2021), 2021, : 584 - 588
[39] GRAPHICAL LAYOUT SYSTEM FOR IC-MASK DESIGN
ZUCKER, JS
CRAWFORD, BJ
IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (01): : 163 - &
[40] UPDATE - CAECO CUSTOM IC LAYOUT TOOL IS IMPROVED
MCLEOD, J
ELECTRONICS, 1987, 60 (25): : 125 - 125