HIERARCHICAL SPECIFICATION AND SWITCH-LEVEL SIMULATION OF DIGITAL CIRCUITS

被引：0

|

作者：

SOEGAARDKNUDSEN, M

机构：

来源：

IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION | 1985年 / 132卷 / 02期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：102 / 107

页数：6

相关论文

共 50 条

[21] SWITCH-LEVEL TIMING VERIFICATION FOR CMOS CIRCUITS - A SEMIANALYTIC APPROACH
YANG, HG
HOLBURN, DM
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (06): : 405 - 412
[22] Switch-level test generation system for synchronous and asynchronous circuits
Einspahr, Kent L.
Seth, Sharad C.
Journal of Electronic Testing: Theory and Applications (JETTA), 1995, 6 (01): : 59 - 73
[23] Applications of Boolean Satisfiability to Verification and Testing of Switch-Level Circuits
M. Favalli
M. Dalpasso
Journal of Electronic Testing, 2014, 30 : 41 - 55
[24] A SWITCH-LEVEL TIMING VERIFIER FOR DIGITAL MOS VLSI
OUSTERHOUT, JK
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (03) : 336 - 349
[25] SWITCH-LEVEL TECHNIQUES
SHEN, JP
IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (04): : 15 - 16
[26] SWITCH-LEVEL SIMULATION USING DYNAMIC GRAPH ALGORITHMS
ADLER, D
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (03) : 346 - 355
[27] MASSIVELY PARALLEL SWITCH-LEVEL SIMULATION - A FEASIBILITY STUDY
KRAVITZ, SA
BRYANT, RE
RUTENBAR, RA
26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 91 - 97
[28] Switch-level emulation
Ejlali, A
Miremadi, SG
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 644 - 649
[29] Switch-level bridging fault simulation in the presence of feedback
Dahlgren, P
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 363 - 371
[30] SWITCH-LEVEL SIMULATION AND THE PASS TRANSISTOR EXOR GATE
SVENSSON, C
TJARNSTROM, R
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (09) : 994 - 997

← 1 2 3 4 5 →