HIERARCHICAL SPECIFICATION AND SWITCH-LEVEL SIMULATION OF DIGITAL CIRCUITS

被引：0

|

作者：

SOEGAARDKNUDSEN, M

机构：

来源：

IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION | 1985年 / 132卷 / 02期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：102 / 107

页数：6

相关论文

共 50 条

[41] A SURVEY OF SWITCH-LEVEL ALGORITHMS
BRYANT, RE
IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (04): : 26 - &
[42] SWITCH-LEVEL VHDL DESCRIPTIONS
STANCULESCU, AG
TSAY, AS
ZAMFIRESCU, AND
PERRY, DL
1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 180 - 183
[43] INCREMENTAL SWITCH-LEVEL ANALYSIS
BEATTY, DL
BRYANT, RE
IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (06): : 33 - 42
[44] AN INTRODUCTION TO SWITCH-LEVEL MODELING
HAYES, JP
IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (04): : 18 - 25
[45] A Multiple-Valued Algebra for Modeling MOS VLSI Circuits at Switch-Level
胡谋
JournalofComputerScienceandTechnology, 1992, (02) : 175 - 184
[46] Switch-level VLSI quasistatic simulation methods: Comparative accuracy of models
Zolotorevich, LA
Yukhnevich, DI
AUTOMATION AND REMOTE CONTROL, 1998, 59 (09) : 1308 - 1316
[47] PARALLEL SWITCH-LEVEL FAULT SIMULATION PERFORMANCE MODELING USING VHDL
RYAN, CA
TRONT, JG
SIMULATION, 1995, 64 (05) : 308 - 319
[48] A fault model for switch-level simulation of gate-to-drain shorts
Dahlgren, P
Liden, P
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 414 - 421
[49] IMPROVING THE PERFORMANCE OF A SWITCH-LEVEL SIMULATOR TARGETED FOR A LOGIC SIMULATION MACHINE
SPILLINGER, I
SILBERMAN, GM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (03) : 396 - 404
[50] ALGORITHMIC ASPECTS OF MOS VLSI SWITCH-LEVEL SIMULATION WITH RACE DETECTION
RAMACHANDRAN, V
IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (05) : 462 - 475

← 1 2 3 4 5 →