A PRACTICAL CURRENT SENSING TECHNIQUE FOR I-DDQ TESTING

被引:34
|
作者
TANG, JJ
LEE, KJ
LIU, BD
机构
[1] Department of Electrical Engineering, National Cheng-Kung University, Tainan
关键词
D O I
10.1109/92.386229
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a practical design for built-in current sensors (BICS's) is proposed. This scheme can execute current testing during the normal circuit operation with very small impact on the performance of the circuit under test (CUT). In addition, scalable resolutions and no external voltage/current reference make this design more effective and efficient than previous designs. Moreover this scheme can be used to monitor the current-related faults of both CMOS and non-CMOS circuits. Thus it is highly suitable for design for testability (DFT) on a multiple-chip module (MCM) or to be the current monitor on the test fixture under the quality test action group (QTAG) standard [1].
引用
收藏
页码:302 / 310
页数:9
相关论文
共 50 条
  • [41] Experimental figures for the defect coverage of I-DDQ vectors
    Clemminck, I
    Swerts, U
    Darquennes, M
    vanSas, J
    Vanhaeverbeke, S
    ISTFA '97 - PROCEEDINGS OF THE 23RD INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 1997, : 9 - 13
  • [42] High-speed I-DDQ measurement circuit
    Isawa, K
    Hashimoto, Y
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 112 - 117
  • [43] I-DDQ DESIGN AND TEST ADVANTAGES PROPEL INDUSTRY
    HAWKINS, CF
    SODEN, JM
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (02): : 40 - 41
  • [44] Delta I-DDQ Based Testing of Submicron CMOS Digital-to-Analog Converter Circuits
    Yellampalli, Siva S.
    Srivastava, A.
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2008, 3 (3-4): : 341 - 353
  • [45] I-DDQ testing of single floating gate defects using a two-pattern vector
    Champac, VH
    Figueras, J
    ELECTRONICS LETTERS, 1996, 32 (17) : 1572 - 1574
  • [46] Feasibility of employing an I-DDQ output amplifier in deep submicron built-in current sensors
    Athan, SP
    Landis, DL
    1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 68 - 72
  • [47] I-DDQ DETECTABILITY OF BRIDGES IN CMOS SEQUENTIAL-CIRCUITS
    RODRIGUEZMONTANES, R
    FIGUERAS, J
    ELECTRONICS LETTERS, 1994, 30 (01) : 30 - 31
  • [48] Deep sub-micron I-DDQ test options
    Sachdev, M
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 942 - 942
  • [49] GOLDENGATE: A fast and accurate bridging fault simulator under a hybrid logic I-DDQ testing environment
    Chen, TH
    Hajj, IN
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 555 - 561
  • [50] OFF-CHIP I-DDQ MONITOR WITH STANDARD TEST INTERFACE
    PEDROS, J
    RUBIO, A
    ELECTRONICS LETTERS, 1995, 31 (14) : 1139 - 1140