A PRACTICAL CURRENT SENSING TECHNIQUE FOR I-DDQ TESTING

被引:34
|
作者
TANG, JJ
LEE, KJ
LIU, BD
机构
[1] Department of Electrical Engineering, National Cheng-Kung University, Tainan
关键词
D O I
10.1109/92.386229
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a practical design for built-in current sensors (BICS's) is proposed. This scheme can execute current testing during the normal circuit operation with very small impact on the performance of the circuit under test (CUT). In addition, scalable resolutions and no external voltage/current reference make this design more effective and efficient than previous designs. Moreover this scheme can be used to monitor the current-related faults of both CMOS and non-CMOS circuits. Thus it is highly suitable for design for testability (DFT) on a multiple-chip module (MCM) or to be the current monitor on the test fixture under the quality test action group (QTAG) standard [1].
引用
收藏
页码:302 / 310
页数:9
相关论文
共 50 条
  • [1] On estimating bounds of the quiescent current for I-DDQ testing
    Ferre, A
    Figueras, J
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 106 - 111
  • [2] High resolution I-DDQ characterization and testing - Practical issues
    Righter, AW
    Soden, JM
    Beegle, RW
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 259 - 268
  • [3] Estimation of partition size for I-DDQ testing using built-in current sensing
    Menon, SM
    Palmgren, M
    IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 68 - 72
  • [4] I-DDQ TESTING FINDS FURTHER FAULTS
    NOVELLINO, J
    ELECTRONIC DESIGN, 1995, 43 (18) : 77 - &
  • [5] I-DDQ testing: Issues present and future
    Soden, JM
    Hawkins, CF
    IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (04): : 61 - 65
  • [6] Standard cell library characterization for setting current limits for I-DDQ testing
    Millman, SD
    Acken, JM
    1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 41 - 44
  • [7] An efficient compact test generator for I-DDQ testing
    Kondo, H
    Cheng, KT
    PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 177 - 182
  • [8] Delta I-DDQ Testing of CMOS Data Converters
    Yellampalli, S.
    Srivastava, A.
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2009, 4 (1-2): : 63 - 89
  • [9] MICROPROCESSOR I-DDQ TESTING - A CASE-STUDY
    JOSEPHSON, D
    STOREY, M
    DIXON, D
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (02): : 42 - 52
  • [10] Possibilities and limitations of I-DDQ Testing in submicron CMOS
    Figueras, J
    SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 174 - 185