共 50 条
- [1] On estimating bounds of the quiescent current for I-DDQ testing 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 106 - 111
- [2] High resolution I-DDQ characterization and testing - Practical issues INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 259 - 268
- [3] Estimation of partition size for I-DDQ testing using built-in current sensing IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 68 - 72
- [5] I-DDQ testing: Issues present and future IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (04): : 61 - 65
- [6] Standard cell library characterization for setting current limits for I-DDQ testing 1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 41 - 44
- [7] An efficient compact test generator for I-DDQ testing PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 177 - 182
- [8] Delta I-DDQ Testing of CMOS Data Converters JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2009, 4 (1-2): : 63 - 89
- [9] MICROPROCESSOR I-DDQ TESTING - A CASE-STUDY IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (02): : 42 - 52
- [10] Possibilities and limitations of I-DDQ Testing in submicron CMOS SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 174 - 185