Dynamic through-silicon-via filling process using copper electrochemical deposition at different current densities

被引:0
|
作者
Fuliang Wang
Zhipeng Zhao
Nantian Nie
Feng Wang
Wenhui Zhu
机构
[1] State Key Laboratory of High Performance Complex Manufacturing,
[2] School of Mechanical and Electrical Engineering,undefined
[3] Central South University,undefined
来源
Scientific Reports | / 7卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
This work demonstrates the dynamic through-silicon-via (TSV) filling process through staged electrodeposition experiments at different current densities. Different morphologies corresponding to TSV filling results can be obtained by controlling the applied current density. Specifically, a low current density (4 mA/cm2) induces seam defect filling, a medium current density (7 mA/cm2) induces defect-free filling, and a high current density (10 mA/cm2) induces void defect filling. Analysis of the filling coefficient indicates that the effect of current density on the TSV filling models is triggered by the coupling effect of consumption and diffusion of additives and copper ions. Further, the morphological evolution of plating reveals that the local deposition rate is affected by the geometrical characteristics of the plating.
引用
收藏
相关论文
共 50 条
  • [41] Influence of Electroplating Current Density on Through Silicon Via Filling
    Zhu, Ying
    Luo, Wei
    Chen, Zhipeng
    Li, Ming
    Gao, Liming
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [42] Formation of Sn Through-Silicon-Via and Its Interconnection Process for Chip Stack Packages
    Kim, Min-Young
    Oh, Taek-Soo
    Oh, Tae-Sung
    KOREAN JOURNAL OF METALS AND MATERIALS, 2010, 48 (06): : 557 - 564
  • [43] The key role of suppressor diffusion in defect-free filling of the through-silicon-via with high depth
    Wang, Feng
    Wang, Fuliang
    Li, Ximei
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2019, 29 (05)
  • [44] Effects of JGB and PEG on Through Silicon Via Filling Process
    Li, Zhiyi
    Wu, Houya
    Wang, Yan
    Zhu, Wenhui
    ICEPT2019: THE 2019 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2019,
  • [45] Correction to: Unraveling Adsorption Behaviors of Levelers for Bottom-Up Copper Filling in Through-Silicon-Via (vol 18, pg 583, 2022)
    Jin, SangHoon
    Kim, Sung-Min
    Jo, Yugeun
    Lee, Woon Young
    Lee, Sang-Yul
    Lee, Min Hyung
    ELECTRONIC MATERIALS LETTERS, 2023, 19 (01) : 119 - 119
  • [46] Inverse analysis of accelerator distribution in copper through silicon via filling
    Matsuoka, Tatsuro
    Otsubo, Keiichi
    Onishi, Yuki
    Amaya, Kenji
    Hayase, Masanori
    ELECTROCHIMICA ACTA, 2012, 82 : 356 - 362
  • [47] Understanding Effect of Additives in Copper Electroplating Filling for Through Silicon Via
    Miao, Min
    Zhu, Yunhui
    Bian, Yuan
    Sun, Xin
    Ma, Shenglin
    Cui, Qinghu
    Zhong, Xiao
    Fang, Runiu
    Chen, Jing
    Jin, Yufeng
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 251 - 253
  • [48] Influence of Leveler Concentration on Copper Electrodeposition for Through Silicon Via Filling
    Ling, Huiqin
    Cao, Haiyong
    Guo, Yuliang
    Yu, Han
    Li, Ming
    Mao, Dali
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 780 - +
  • [49] Development of Fast Filling Acid Copper Plating for through Silicon via
    Nagano, Nobuaki
    Suzuki, Shota
    Kobayashi, Reito
    2024 International Conference on Electronics Packaging, ICEP 2024, 2024, : 227 - 228
  • [50] A Rigorous Approach for the Modeling of Through-Silicon-Via Pairs Using Multipole Expansions
    Duan, Xiaomin
    Dahl, David
    Ndip, Ivan
    Lang, Klaus-Dieter
    Schuster, Christian
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (01): : 117 - 125