Dynamic through-silicon-via filling process using copper electrochemical deposition at different current densities

被引:0
|
作者
Fuliang Wang
Zhipeng Zhao
Nantian Nie
Feng Wang
Wenhui Zhu
机构
[1] State Key Laboratory of High Performance Complex Manufacturing,
[2] School of Mechanical and Electrical Engineering,undefined
[3] Central South University,undefined
来源
Scientific Reports | / 7卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
This work demonstrates the dynamic through-silicon-via (TSV) filling process through staged electrodeposition experiments at different current densities. Different morphologies corresponding to TSV filling results can be obtained by controlling the applied current density. Specifically, a low current density (4 mA/cm2) induces seam defect filling, a medium current density (7 mA/cm2) induces defect-free filling, and a high current density (10 mA/cm2) induces void defect filling. Analysis of the filling coefficient indicates that the effect of current density on the TSV filling models is triggered by the coupling effect of consumption and diffusion of additives and copper ions. Further, the morphological evolution of plating reveals that the local deposition rate is affected by the geometrical characteristics of the plating.
引用
收藏
相关论文
共 50 条
  • [21] Protrusion of Through-Silicon-Via (TSV) Copper with Double Annealing Processes
    Zhang, Min
    Qin, Fei
    Chen, Si
    Dai, Yanwei
    Chen, Pei
    An, Tong
    JOURNAL OF ELECTRONIC MATERIALS, 2022, 51 (05) : 2433 - 2449
  • [22] An Atomistic Study of Copper Extrusion in Through-Silicon-Via Using Phase Field Crystal Models
    Huang, Zhiheng
    Liu, Jinxin
    Conway, Paul P.
    Hu, Zhuojun
    Liu, Yang
    2016 6TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2016,
  • [23] Through-silicon-via Process Control in Manufacturing for SiGe Power Amplifiers
    Gambino, J. P.
    Doan, T.
    Trapasso, J.
    Musante, C.
    Dang, D.
    Vanslette, D.
    Grant, D.
    Marx, D.
    Dudley, R.
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 221 - 226
  • [24] Wetting process of copper filling in through silicon vias
    Zhang, Junhong
    Luo, Wei
    Li, Yi
    Gao, Liming
    Li, Ming
    APPLIED SURFACE SCIENCE, 2015, 359 : 736 - 741
  • [25] Investigations on via geometry and wetting behavior for the filling of Through Silicon Vias by copper electro deposition
    Hofmann, Lutz
    Kuechler, Matthias
    Gumprecht, Thomas
    Ecke, Ramona
    Schulz, Stefan
    Gessner, Thomas
    ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 623 - 630
  • [26] Copper-selective electrochemical filling of macropore arrays for through-silicon via applications
    Thomas Defforge
    Jérôme Billoué
    Marianne Diatta
    François Tran-Van
    Gaël Gautier
    Nanoscale Research Letters, 7
  • [27] Copper-selective electrochemical filling of macropore arrays for through-silicon via applications
    Defforge, Thomas
    Billoue, Jerome
    Diatta, Marianne
    Tran-Van, Francois
    Gautier, Gael
    NANOSCALE RESEARCH LETTERS, 2012, 7
  • [28] A wet process to fabricate silicon oxide layer for through-silicon-via insulator application
    Duan, Haoze
    Zheng, Shuai
    Gao, Liming
    Li, Ming
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 501 - 505
  • [29] Synthesis of zinc oxide nanotwins using electrochemical deposition technique at different current densities
    Kabaa, E. A.
    Hassan, Z.
    Ahmed, N. M.
    INTERNATIONAL JOURNAL OF NANOTECHNOLOGY, 2022, 19 (2-5) : 233 - 240
  • [30] MEASUREMENT OF DIRECT CURRENT AND HIGH FREQUENCY ELECTRICAL CHARACTERISTICS FOR THROUGH-SILICON-VIA
    Li, Cheng
    Guo, Han
    Liu, Ziyu
    Wang, Qian
    Cai, Jian
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,