共 50 条
- [22] An Atomistic Study of Copper Extrusion in Through-Silicon-Via Using Phase Field Crystal Models 2016 6TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2016,
- [23] Through-silicon-via Process Control in Manufacturing for SiGe Power Amplifiers 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 221 - 226
- [25] Investigations on via geometry and wetting behavior for the filling of Through Silicon Vias by copper electro deposition ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 623 - 630
- [26] Copper-selective electrochemical filling of macropore arrays for through-silicon via applications Nanoscale Research Letters, 7
- [27] Copper-selective electrochemical filling of macropore arrays for through-silicon via applications NANOSCALE RESEARCH LETTERS, 2012, 7
- [28] A wet process to fabricate silicon oxide layer for through-silicon-via insulator application 2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 501 - 505
- [30] MEASUREMENT OF DIRECT CURRENT AND HIGH FREQUENCY ELECTRICAL CHARACTERISTICS FOR THROUGH-SILICON-VIA 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,