共 50 条
- [1] Dynamic through-silicon-via filling process using copper electrochemical deposition at different current densities SCIENTIFIC REPORTS, 2017, 7
- [2] Through-Silicon-Via Filling Process Using Cu Electrodeposition KOREAN CHEMICAL ENGINEERING RESEARCH, 2016, 54 (06): : 723 - 733
- [3] Through-silicon-via copper deposition for vertical chip integration ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 253 - 260
- [4] Growth models of copper filling in through silicon via at different current density 2013 IEEE 3RD CPMT SYMPOSIUM JAPAN (ICSJ 2013), 2013,
- [6] Ellect of Annealing Process on the Properties of Through-Silicon-Via Electroplating Copper 2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 139 - 142
- [7] Unraveling Adsorption Behaviors of Levelers for Bottom-Up Copper Filling in Through-Silicon-Via Electronic Materials Letters, 2022, 18 : 583 - 591
- [10] Effect of Different Pretreatments on Through Silicon Via Copper Filling 2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 169 - +