Dynamic through-silicon-via filling process using copper electrochemical deposition at different current densities

被引:0
|
作者
Fuliang Wang
Zhipeng Zhao
Nantian Nie
Feng Wang
Wenhui Zhu
机构
[1] State Key Laboratory of High Performance Complex Manufacturing,
[2] School of Mechanical and Electrical Engineering,undefined
[3] Central South University,undefined
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
This work demonstrates the dynamic through-silicon-via (TSV) filling process through staged electrodeposition experiments at different current densities. Different morphologies corresponding to TSV filling results can be obtained by controlling the applied current density. Specifically, a low current density (4 mA/cm2) induces seam defect filling, a medium current density (7 mA/cm2) induces defect-free filling, and a high current density (10 mA/cm2) induces void defect filling. Analysis of the filling coefficient indicates that the effect of current density on the TSV filling models is triggered by the coupling effect of consumption and diffusion of additives and copper ions. Further, the morphological evolution of plating reveals that the local deposition rate is affected by the geometrical characteristics of the plating.
引用
收藏
相关论文
共 50 条
  • [1] Dynamic through-silicon-via filling process using copper electrochemical deposition at different current densities
    Wang, Fuliang
    Zhao, Zhipeng
    Nie, Nantian
    Wang, Feng
    Zhu, Wenhui
    SCIENTIFIC REPORTS, 2017, 7
  • [2] Through-Silicon-Via Filling Process Using Cu Electrodeposition
    Kim, Hoe Chul
    Kim, Jae Jeong
    KOREAN CHEMICAL ENGINEERING RESEARCH, 2016, 54 (06): : 723 - 733
  • [3] Through-silicon-via copper deposition for vertical chip integration
    Kim, Bioh
    ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 253 - 260
  • [4] Growth models of copper filling in through silicon via at different current density
    Wang, Zhaoyu
    Cheng, Ping
    Wang, Hong
    Guo, Honglei
    Ding, Guifu
    Zhao, Xiaolin
    Li, Jianhua
    2013 IEEE 3RD CPMT SYMPOSIUM JAPAN (ICSJ 2013), 2013,
  • [5] Through-silicon-via (TSV) filling by electrodeposition with pulse-reverse current
    Jin, Sanghyun
    Seo, Sungho
    Park, Sangwo
    Yoo, Bongyoung
    MICROELECTRONIC ENGINEERING, 2016, 156 : 15 - 18
  • [6] Ellect of Annealing Process on the Properties of Through-Silicon-Via Electroplating Copper
    Guan, Yong
    Zeng, Qinghua
    Chen, Jing
    Ma, Shenglin
    Meng, Wei
    Jin, Yufeng
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 139 - 142
  • [7] Unraveling Adsorption Behaviors of Levelers for Bottom-Up Copper Filling in Through-Silicon-Via
    SangHoon Jin
    Sung-Min Kim
    Yugeun Jo
    Woon Young Lee
    Sang-Yul Lee
    Min Hyung Lee
    Electronic Materials Letters, 2022, 18 : 583 - 591
  • [8] Unraveling Adsorption Behaviors of Levelers for Bottom-Up Copper Filling in Through-Silicon-Via
    Jin, SangHoon
    Kim, Sung-Min
    Jo, Yugeun
    Lee, Woon Young
    Lee, Sang-Yul
    Lee, Min Hyung
    ELECTRONIC MATERIALS LETTERS, 2022, 18 (06) : 583 - 591
  • [9] Effect of via depth on the TSV filling process for different current densities
    Wang, Feng
    Zhao, Zhipeng
    Nie, Nantian
    Wang, Fuliang
    Zhu, Wenhui
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2018, 28 (04)
  • [10] Effect of Different Pretreatments on Through Silicon Via Copper Filling
    Li, Yi
    Cao, Haiyong
    Feng, Xue
    Ling, Huiqin
    Li, Ming
    Sun, Jiangyan
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 169 - +